

日期: /

Amplifier Parameters

Input offset voltage


Offset voltage drift

$$\text{Time or temperature } \frac{\Delta V_{os}}{\Delta T} = X \mu\text{V}/^\circ\text{C}$$

Input bias current

Input offset current

失配



$$V_{out} = \frac{R_f}{R_1} (V_2 - V_1) + I_{offset} \cdot R_f$$

$$\text{When } R_2 = R_1, R_3 = R_f$$

日期: /


Input impedance 输入阻抗.

- Q: What is a typical input impedance value for BJT?
 - Q: What is a typical input impedance value for FET?
- 都要大, BJT 相比 FET 小.

Common-mode input range

Differential input range

Output swing vs. load resistance



Output Impedance 输出阻抗 尽可能小

日期: /

Slew rate 压摆率

LF411 : 15 V/ μ s





Figure 4.48. The maximum slew rate of a sinewave, $SR=2\pi Af$, occurs at the zero crossings.



Temperature dependence

Supply voltage and current

- Pay attention to the maximum values
- +5V or +15V

411 : $\pm 5V \rightarrow \pm 18V$

Low power : 3V

Q ① Why do we need a high rail?

② Why do we need a low rail?



rail: 电源轨 限制了运放的输入输出信号
并得有不失真.

日期: /



CMRR, PSRR, e_n , i_n


- Common mode rejection ratio
- Power supply rejection ratio
- Especially important at high frequency
- Input voltage noise, input current noise



SUS tech - SDM242 Analog Circuit System Design

22

Gain




$$\begin{cases} (V_{in} - V_-) \cdot A = V_{out} \\ \frac{V_-}{R_2} = \frac{V_{out}}{R_1 + R_2} \end{cases}$$

$$V_- = \frac{R_2}{R_1 + R_2} V_{out} = B V_{out}$$

$$\text{例12: } \frac{V_{out}}{V_{in}} = G = \frac{A}{1 + AB}$$

日期: /

Bandwidth



$$GBP = G \times B \quad G = \frac{GBP}{B}$$

$$\log G = \log GBP - \log B$$

多级放大器 $G_1 * G_2 * G_3$

$$\begin{array}{c} V_{in} \text{ --- } R \text{ --- } V_{out} \\ \quad \quad \quad \downarrow \\ \quad \quad \quad \frac{1}{j\omega C} \end{array} \quad G = \frac{V_{out}}{V_{in}} = \frac{\frac{1}{j\omega C}}{R + \frac{1}{j\omega C}}$$

运放闭环 similar to 低通 filter $= \frac{1}{1 + j\omega RC}$

$$\omega = 2\pi f$$

全功率带宽BW:

全功率带宽定义为, 在额定的负载时, 运放的闭环增益为1倍条件下, 将一个恒幅正弦大信号输入到运放的输入端, 使运放输出幅度达到最大 (允许一定失真) 的信号频率。这个频率受到运放转换速率的限制。近似地, 全功率带宽=转换速率/ $2\pi V_{op}$ (V_{op} 是运放的峰值输出幅度)。全功率带宽是一个很重要的指标, 用于大信号处理中运放选型。

日期: /

Multistage Op-Amp




Figure 4.96. Multistage amplifier: gain versus frequency.

Magnitude





Figure 4.98. Gain and phase in a multistage amplifier.

phase


Stability Measures



日期: /



Cascaded op-amp



Question:

1. Is stability a concern here? Why?
2. All three are UA741 from ST, what is the final gain and upper break frequency?

1. No. There is no 180° phase difference between two amps

$$2. \frac{V_{out}}{V_{in}} = \frac{64V_o}{V_o} = 64$$

$$GBWP = 1\text{MHz}$$

$$\text{运放① } BW = 10^6/8 = 125\text{kHz}$$

$$\text{运放② } BW = 10^6/2 = 500\text{kHz}$$

$$\text{运放③ } BW = 10^6/4 = 250\text{kHz}$$

日期: /

一个运放的截止频率 $f_H = \frac{10^6}{0.707} \approx 1.414 \times 10^6 \text{ Hz}$