

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 * Miscellaneous-instruction-extensions facility 4 instruction tests
				5 * for RXY-c encoded:
				6 *
				7 * E360 LXAB - load indexed address (shift left 0) [RXY-c]
				8 * E361 LLXAB - load logical indexed address (shift left 0) [RXY-c]
				9 * E362 LXAH - load indexed address (shift left 1) [RXY-c]
				10 * E363 LLXAH - load logical indexed address (shift left 1) [RXY-c]
				11 * E364 LXAF - load indexed address (shift left 2) [RXY-c]
				12 * E365 LLXAF - load logical indexed address (shift left 2) [RXY-c]
				13 * E366 LXAG - load indexed address (shift left 3) [RXY-c]
				14 * E367 LLXAG - load logical indexed address (shift left 3) [RXY-c]
				15 * E368 LXAQ - load indexed address (shift left 4) [RXY-c]
				16 * E369 LLXAQ - load logical indexed address (shift left 4) [RXY-c]
				17 *
				18 * James Wekel March 2026
				19 *****
				21 *****
				22 *
				23 * basic instruction tests
				24 *
				25 *****
				26 * This program tests proper functioning of the Miscellaneous
				27 * Instruction Extensions facility 4 RXY-c load indexed address
				28 * and load logical indexed address instructions.
				29 * Exceptions are not tested.
				30 *
				31 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				32 * obvious coding errors. None of the tests are thorough. They are
				33 * NOT designed to test all aspects of any of the instructions.
				34 *
				35 *****
				36 *
				37 * *Testcase mie4-IndexAddress
				38 * *
				39 * * Miscellaneous-instruction-extensions facility 4 instruction
				40 * * tests for RXY-c encoded:
				41 * *
				42 * * E360 LXAB - load indexed address (shift left 0) [RXY-c]
				43 * * E361 LLXAB - load logical indexed address (shift left 0) [RXY-c]
				44 * * E362 LXAH - load indexed address (shift left 1) [RXY-c]
				45 * * E363 LLXAH - load logical indexed address (shift left 1) [RXY-c]
				46 * * E364 LXAF - load indexed address (shift left 2) [RXY-c]
				47 * * E365 LLXAF - load logical indexed address (shift left 2) [RXY-c]
				48 * * E366 LXAG - load indexed address (shift left 3) [RXY-c]
				49 * * E367 LLXAG - load logical indexed address (shift left 3) [RXY-c]
				50 * * E368 LXAQ - load indexed address (shift left 4) [RXY-c]
				51 * * E369 LLXAQ - load logical indexed address (shift left 4) [RXY-c]
				52 * *
				53 * * # -----
				54 * * # This tests only the basic function of the instruction.
				55 * * # Exceptions are NOT tested.
				56 * * # -----

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				73 *****
				74 * FCHECK Macro - Is a Facility Bit set?
				75 *
				76 * If the facility bit is NOT set, an message is issued and
				77 * the test is skipped.
				78 *
				79 * Fcheck uses R0, R1 and R2
				80 *
				81 * eg. FCHECK 134,'vector-packed-decimal'
				82 *****
				83 MACRO
				84 FCHECK &BITNO,&NOTSETMSG
				85 .* &BITNO : facility bit number to check
				86 .* &NOTSETMSG : 'facility name'
				87 LCLA &FBBYTE Facility bit in Byte
				88 LCLA &FBBIT Facility bit within Byte
				89
				90 LCLA &L(8)
				91 &L(1) SetA 128,64,32,16,8,4,2,1 bit positions within byte
				92
				93 &FBBYTE SETA &BITNO/8
				94 &FBBIT SETA &L((&BITNO-(&FBBYTE*8))+1)
				95 .* MNOTE 0,'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				96
				97 B X&SYSNDX
				98 * Fcheck data area
				99 * skip messgae
				100 SKT&SYSNDX DC C' Skipping tests: '
				101 DC C&NOTSETMSG
				102 DC C' (bit &BITNO) is not installed.'
				103 SKL&SYSNDX EQU *-SKT&SYSNDX
				104 * facility bits
				105 DS FD gap
				106 FB&SYSNDX DS 4FD
				107 DS FD gap
				108 *
				109 X&SYSNDX EQU *
				110 LA R0,((X&SYSNDX-FB&SYSNDX)/8)-1
				111 STFLE FB&SYSNDX get facility bits
				112
				113 XGR R0,R0
				114 IC R0,FB&SYSNDX+&FBBYTE get fbit byte
				115 N R0,=F'&FBBIT' is bit set?
				116 BNZ XC&SYSNDX
				117 *
				118 * facility bit not set, issue message and exit
				119 *
				120 LA R0,SKL&SYSNDX message length
				121 LA R1,SKT&SYSNDX message address
				122 BAL R2,MSG
				123
				124 B EOJ
				125 XC&SYSNDX EQU *
				126 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
-----	-------------	-------	-------	------

146 *****

147 * (pending E362 LXAH - load indexed address (shift left 1))

148 * inclusion in SATK ASAM)

149 *****

150 MACRO

151	LXAH	&X2,&B2,&D2,&NEGD2
-----	------	--------------------

152 **LXA** **62, &X2, &B2, &D2, &NEGD2**

153 **MEND**

154

155 *****

156 * (pending E363 LLXAH - load logical indexed address (shift left 1)

157 * inclusion in SATK ASAM)

158 *****'

159 **MACRO**

160 LLXAH &X2,&B2,&D2,&NEGD2

161 **LXA** **63,&X2,&B2,&D2,&NEGD2**

162 **MEND**

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
-----	-------------	-------	-------	------

164 *****

```
165 * (pending E364 LXAF - load indexed address (shift left 2))
```

166 * inclusion in SATK ASAM)

168 MACRO

169	LXAF	&X2,&B2,&D2,&NEGD2
-----	------	--------------------

170 **LXA** **64, &X2, &B2, &D2, &NEGD2**

171 **MEND**

172

173 *****

174 * (pending E365 LLXAF - load logical indexed address (shift left 2))

```
175 * inclusion in SATK ASAM)
```

176 *****

177 MACRO

178 LLXAF &X2,&B2,&D2,&NEGD2

179 **LXA** **65, &X2, &B2, &D2, &NEGD2**

180 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
-----	-------------	-------	-------	------

182 *****

```
183 * (pending E366 LXAG - load indexed address (shift left 3))
```

184 * inclusion in SATK ASAM)

186 MACRO

187	LXAG	&X2,&B2,&D2,&NEGD2
-----	------	--------------------

188 **LXA** **66, &X2, &B2, &D2, &NEGD2**

189 **MEND**

190

191 *****

192 * (pending E367 LLXAG - load logical indexed address (shift left 3))

193 * inclusion in SATK ASAM)

194 *****

195 MACRO

196 LLXAG &X2,&B2,&D2,&NEGD2

197 **LXA** **67, &X2, &B2, &D2, &NEGD2**

198 **MEND**

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
-----	-------------	-------	-------	------

200 *****

```
201 * (pending E368 LXAQ - load indexed address (shift left 4))
```

202 * inclusion in SATK ASAM)

204 MACRO

205	LXAQ	&X2,&B2,&D2,&NEGD2
-----	------	--------------------

206 LXA 68, &X2, &B2, &D2, &NEGD2

207 **MEND**

208

209 *****

210 * (pending E369 LLXAQ - load logical indexed address (shift left 4)

211 * inclusion in SATK AŞAM)

212 *****'

213 MACRO

214 **LLXAQ &X2, &B2, &D2, &NEGD2**

215 **LXA** **69,&X2,&B2,&D2,&NEGD2**

216 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				218 *****
				219 * (pending LXA - load indexed address helper
				220 * inclusion in SATK ASAM)
				221 *
				222 * LXA Macro to help build LLXA.. abs LXA.. instructions
				223 * LXA &opcode,&x2,&b2,&dx2,&negd2
				224 *
				225 * &opcode = last byte of LXA../LLXA.. instruction
				226 * &x2 = index register number 0-15
				227 * &b2 = base register number 0-15
				228 * &dx2 = 20-bit displacement (positive number)
				229 * &nexd2 = - if DX2 is negative
				230 *
				231 * Note: R1 is a fixed register:
				232 * r1 = 1;
				233 *****
				234 MACRO
				235 LXA &OPCODE,&X2,&B2,&D2,&NEGD2
				236 LCLA &DX2
				237 LCLA &R1X2
				238 LCLA &DXH2
				239 LCLA &DXL2
				240 LCLA &B2DXL2
				241
				242 .* MNOTE *, '&D2 == &D2'
				243 .* MNOTE *, '&NEGD2 == &NEGD2'
				244
				245 AIF ('&NEGD2' EQ '-').NEGD2
				246 .* MNOTE *, 'Positive D2'
				247 .* MNOTE *, '-----'
				248
				249 .* positive DX2
				250 &DX2 SETA &D2
				251 &R1X2 SETA +((1*16)+&X2)
				252
				253 &DXH2 SETA +(&DX2/4096)
				254 &DXL2 SETA +(&DX2-(&DXH2*4096))
				255 &B2DXL2 SETA +((4096*&B2)+&DXL2)
				256 AGO .BUILD
				257
				258 .NEGD2 ANOP
				259 .* MNOTE *, 'Negative D2'
				260 .* MNOTE *, '-----'
				261
				262 .* negative DX2
				263 &DX2 SETA &D2
				264 &R1X2 SETA +((1*16)+&X2)
				265
				266 AIF (&DX2 LE 4095).NEG4095
				267 .* dx2 is -4096 to ...
				268 &DXH2 SETA +(0-(&DX2/4096))
				269 &DXL2 SETA (0-(&DX2-((&DX2/4096)*4096)))
				270 &B2DXL2 SETA +((4096*&B2)+&DXL2)
				271 .* MNOTE *, '>>>> &&DXH2 == &DXH2'
				272 .* MNOTE *, '>>>> &&DXL2 == &DXL2'
				273

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				301	*****
				302	* Low core PSWs
				303	*****
00000000		00000000	000077E7	304	MIE4TST START 0
		00000000		305	USING MIE4TST,R0 Low core addressability
		00000140	00000000	306	
				307	SVOLDPSW EQU MIE4TST+X'140' z/Arch Supervisor call old PSW
00000000		00000000	000001A0	309	ORG MIE4TST+X'1A0' z/Architecure RESTART PSW
000001A0	00000001 80000000			310	DC X'0000000180000000'
000001A8	00000000 00000200			311	DC AD(BEGIN)
000001B0		000001B0	000001D0	313	ORG MIE4TST+X'1D0' z/Architecure PROGRAM CHECK PSW
000001D0	00020001 80000000			314	DC X'0002000180000000'
000001D8	00000000 0000DEAD			315	DC AD(X'DEAD')
000001E0		000001E0	00000200	317	ORG MIE4TST+X'200' Start of actual test program...
				319	*****
				320	* The actual "MIE4TST" program itself...
				321	*****
				322	*
				323	* Architecture Mode: z/Arch
				324	* Register Usage:
				325	*
				326	* R0 (work)
				327	* R1-4 (work)
				328	* R5 Testing control table - current test base
				329	* R6-R7 (work)
				330	* R8 First base register
				331	* R9 Second base register
				332	* R10 Third base register
				333	* R11 M4TEST call return
				334	* R12 M4TESTS register
				335	* R13 (work)
				336	* R14 Subroutine call
				337	* R15 Secondary Subroutine call or work
				338	*
				339	*****
00000200		00000200		341	USING BEGIN,R8 FIRST Base Register
00000200		00001200		342	USING BEGIN+4096,R9 SECOND Base Register
00000200		00002200		343	USING BEGIN+8192,R10 THIRD Base Register
00000200	0580			345	BEGIN BALR R8,0 Initalize FIRST base register
00000202	0680			346	BCTR R8,0 Initalize FIRST base register
00000204	0680			347	BCTR R8,0 Initalize FIRST base register
00000206	4190 8800		00000800	349	LA R9,2048(,R8) Initalize SECOND base register
0000020A	4190 9800		00000800	350	LA R9,2048(,R9) Initalize SECOND base register
				351	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				519 *****
				520 * Normal completion or Abnormal termination PSWs
				521 *****
00000458	00020001 80000000			523 EOJPSW DC 0D'0',X'0002000180000000',AD(0)
00000468	B2B2 8258		00000458	525 EOJ LPSWE EOJPSW Normal completion
00000470	00020001 80000000			527 FAILPSW DC 0D'0',X'0002000180000000',AD(X'BAD')
00000480	B2B2 8270		00000470	529 FAILTEST LPSWE FAILPSW Abnormal termination
				531 *****
				532 * Working Storage
				533 *****
00000484	00000000			535 CTLR0 DS F CR0
00000488	00000000			536 DS F
0000048C				538 LTORG , Literals pool
0000048C	00000008			539 =F'8'
00000490	000074B8			540 =A(M4TESTS)
00000494	00000001			541 =F'1'
00000498	0000			542 =H'0'
0000049A	005F			543 =AL2(L'MSGMSG)
				544
				545 * some constants
				546
	00000400	00000001		547 K EQU 1024 One KB
	00001000	00000001		548 PAGE EQU (4*K) Size of one page
	00010000	00000001		549 K64 EQU (64*K) 64 KB
	00100000	00000001		550 MB EQU (K*K) 1 MB
				551
	AABBCCDD	00000001		552 REG2PATT EQU X'AABBCCDD' Polluted Register pattern
	000000DD	00000001		553 REG2LOW EQU X'DD' (last byte above)

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT
					593 *****
					594 * M4TEST DSECT
					595 *****
00000000	00000000				597 M4TEST DSECT ,
00000004	0000				598 TSUB DC A(0) pointer to test
00000006	00				599 TNUM DC H'00' Test Number
					600 DC X'00'
					601
00000007	40404040	40404040			602 OPNAME DC CL8' ' E7 name
00000010	00000000				603 X2ADDR DC A(0) address of X2 source
00000014	00000000				604 B2ADDR DC A(0) address of B2 source
00000018	00000000				605 RELEN DC A(0) RESULT LENGTH
0000001C	00000000				606 READDR DC A(0) result (expected) address
00000020	00000000	00000000			607 DS FD gap
00000028	00000000	00000000			608 R10UTPUT DS D r1 Output
00000030	00000000	00000000			609 DS FD gap
					610
					611 * test routine will be here (from RXY-c macro)
					612 *
					613 * followed by
					614 * EXPECTED RESULT
000010A8			00000000	000077E7	616 MIE4TST CSECT ,
					617 DS 0F
					619 *****
					620 * Macros to help build test tables
					621 *****
					623 *
					624 * macro to generate individual test
					625 *
					626 MACRO
					627 RXY_C &INST,&X2,&B2,&DX2,&NEGDx2
					628 .* &INST - RXY-c instruction under test
					629 .* &X2 - RXY-c index register
					630 .* &B2 - RXY-c base register
					631 .* &DX2 - RXY-c 20-bit displacement
					632 .* &NEGDx2 - RXY-c sign of DX2
					633
					634 .* MNOTE *, '&&NEGDx2== &NEGDx2'
					635
					636 GBLA &TNUM
					637 &TNUM SETA &TNUM+1
					638
					639 DS 0FD
					640 USING *,R5 base for test data and test routine
					641
					642 T&TNUM DC A(X&TNUM) address of test routine
					643 DC H'&TNUM' test number

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				644	DC	X'00'	
				645	DC	CL8'&INST'	instruction name
				646	DC	A(RE&TNUM+8)	address of R2 source
				647	DC	A(RE&TNUM+16)	address of R3 source
				648	DC	A(8)	result length
				649	REA&TNUM	DC	A(RE&TNUM)result address
				650	DS	FD	gap
				651	R10&TNUM	DS	D
				652	DS	FD	R1 output
				653	.	*	gap
				654	*		
				655	X&TNUM	DS	0F
				656	LG	R1,R1FUDGE	
				657			
				658	XGR	&X2,&X2	
				659	L	&X2,X2ADDR	load x2 source address
				660	LG	&X2,0(&X2)	load source
				661			
				662	XGR	&B2,&B2	
				663	L	&B2,B2ADDR	load b2 source address
				664	LG	&B2,0(&B2)	load source
				665			
				666	&INST	&X2,&B2,&DX2,&NEGD	test instruction
				667	STG	R1,R10&TNUM	save R1 output
				668			
				669	BR	R11	return
				670			
				671	RE&TNUM	DC	0F
				672			xl8 expected result
				673			
				674	DROP	R5	
					MEND		
				676	*		
				677	*	macro to generate table of pointers to individual tests	
				678	*		
				679		MACRO	
				680		PTTABLE	
				681	GBLA	&TNUM	
				682	LCLA	&CUR	
				683	&CUR	SETA	1
				684	.	*	
				685	TTABLE	DS	0F
				686	.LOOP	ANOP	
				687	.	*	
				688		DC	A(T&CUR)
				689	.	*	
				690	&CUR	SETA	&CUR+1
				691	AIF	(&CUR LE &TNUM).LOOP	
				692	*		
				693	DC	A(0)	END OF TABLE
				694	DC	A(0)	
				695	.	*	
				696		MEND	
				697			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				699 *****
				700 * MIE4 RXY-c tests
				701 *****
000010A8	00000000 00000000			702 PRINT DATA
				703 DS FD
				704 *
				705 * E360 LXAB - load indexed address (shift left 0) [RXY-c]
				706 * E361 LLXAB - load logical indexed address (shift left 0) [RXY-c]
				707 * E362 LXAH - load indexed address (shift left 1) [RXY-c]
				708 * E363 LLXAH - load logical indexed address (shift left 1) [RXY-c]
				709 * E364 LXAF - load indexed address (shift left 2) [RXY-c]
				710 * E365 LLXAF - load logical indexed address (shift left 2) [RXY-c]
				711 * E366 LXAG - load indexed address (shift left 3) [RXY-c]
				712 * E367 LLXAG - load logical indexed address (shift left 3) [RXY-c]
				713 * E368 LXAQ - load indexed address (shift left 4) [RXY-c]
				714 * E369 LLXAQ - load logical indexed address (shift left 4) [RXY-c]
				715 *
				716 * RXY-c instruction,x2 (reg), b2 (reg),
				717 * dx2 (20-bit positive int), negdx2 (+ or -)
				718 * followed by
				719 * 8 byte expected result (R1)
				720 * 8 byte X2 source
				721 * 8 byte B2 source
				722
				723 *-----
				724 * LXAB - load indexed address (shift left 0)
				725 *-----
				726 *
000010B0				727 RXY_C LXAB,0,0,1,+
000010B0		000010B0		728+ DS 0FD
000010B0	000010E8			729+ USING *,R5
000010B4	0001			730+T1 DC A(X1)
000010B6	00			731+ DC H'1'
000010B7	D3E7C1C2 40404040			732+ DC X'00'
000010C0	00001120			733+ DC CL8'LXAB'
000010C4	00001128			734+ DC A(RE1+8)
000010C8	00000008			735+ DC A(RE1+16)
000010CC	00001118			736+ DC A(8)
000010D0	00000000 00000000			737+REA1 DC A(RE1)
000010D8	00000000 00000000			738+ DS FD
000010E0	00000000 00000000			739+R101 DS D
				740+ DS FD
				741+*
000010E8				742+X1 DS 0F
000010E8	E310 8E88 0004	00001088		743+ LG R1,R1FUDGE
000010EE	B982 0000			744+ XGR 0,0
000010F2	5800 5010	00000010		745+ L 0,X2ADDR
000010F6	E300 0000 0004	00000000		746+ LG 0,0(0)
000010FC	B982 0000			747+ XGR 0,0
00001100	5800 5014	00000014		748+ L 0,B2ADDR
00001104	E300 0000 0004	00000000		749+ LG 0,0(0)
0000110A				752+ DS 0H
0000110A	E3			753+ DC XL1'E3'
0000110B	10			754+ DC HL1'16'
0000110C	0001			755+ DC HL2'1'
0000110E	00			756+ DC HL1'0'

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000110F	60			757+	DC	XL1'60'	LLXA../LLXA.. opcode
00001110	E310 5028 0024		000010D8	758+	STG	R1,R101	save R1 output
00001116	07FB			759+	BR	R11	return
00001118				760+RE1	DC	0F	xl8 expected result
00001118				761+	DROP	R5	
00001118	00000000 00000001			762	DC	XL8'0000 0000 0000 0001'	result
00001120	AAAAAAAA AAAAAAAAAA			763	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00001128	AAAAAAAA AAAAAAAAAA			764	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				765			
				766	RXY_C	LXAB,0,0,4096,+	
00001130				767+	DS	0FD	
00001130		00001130		768+	USING	*,R5	base for test data and test routine
00001130	00001168			769+T2	DC	A(X2)	address of test routine
00001134	0002			770+	DC	H'2'	test number
00001136	00			771+	DC	X'00'	
00001137	D3E7C1C2 40404040			772+	DC	CL8'LXAB'	instruction name
00001140	000011A0			773+	DC	A(RE2+8)	address of R2 source
00001144	000011A8			774+	DC	A(RE2+16)	address of R3 source
00001148	00000008			775+	DC	A(8)	result length
0000114C	00001198			776+REA2	DC	A(RE2)	result address
00001150	00000000 00000000			777+	DS	FD	gap
00001158	00000000 00000000			778+R102	DS	D	R1 output
00001160	00000000 00000000			779+	DS	FD	gap
				780+*			
00001168				781+X2	DS	0F	
00001168	E310 8E88 0004		00001088	782+	LG	R1,R1FUDGE	
0000116E	B982 0000			783+	XGR	0,0	
00001172	5800 5010		00000010	784+	L	0,X2ADDR	load x2 source address
00001176	E300 0000 0004		00000000	785+	LG	0,0(0)	load source
0000117C	B982 0000			786+	XGR	0,0	
00001180	5800 5014		00000014	787+	L	0,B2ADDR	load b2 source address
00001184	E300 0000 0004		00000000	788+	LG	0,0(0)	load source
0000118A				791+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000118A	E3			792+	DC	XL1'E3'	LLXA../LLXA.
0000118B	10			793+	DC	HL1'16'	r1, x2
0000118C	0000			794+	DC	HL2'0'	b2, dxl2
0000118E	01			795+	DC	HL1'1'	dxh2
0000118F	60			796+	DC	XL1'60'	LLXA../LLXA.. opcode
00001190	E310 5028 0024		00001158	797+	STG	R1,R102	save R1 output
00001196	07FB			798+	BR	R11	return
00001198				799+RE2	DC	0F	xl8 expected result
00001198				800+	DROP	R5	
00001198	00000000 00001000			801	DC	XL8'0000 0000 0000 1000'	result
000011A0	AAAAAAAA AAAAAAAAAA			802	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000011A8	AAAAAAAA AAAAAAAAAA			803	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				804			
				805	RXY_C	LXAB,0,0,1,-	
000011B0				806+	DS	0FD	
000011B0		000011B0		807+	USING	*,R5	base for test data and test routine
000011B0	000011E8			808+T3	DC	A(X3)	address of test routine
000011B4	0003			809+	DC	H'3'	test number
000011B6	00			810+	DC	X'00'	
000011B7	D3E7C1C2 40404040			811+	DC	CL8'LXAB'	instruction name
000011C0	00001220			812+	DC	A(RE3+8)	address of R2 source
000011C4	00001228			813+	DC	A(RE3+16)	address of R3 source
000011C8	00000008			814+	DC	A(8)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000011CC	00001218			815+REA3	DC	A(RE3)	result address
000011D0	00000000 00000000			816+	DS	FD	gap
000011D8	00000000 00000000			817+R103	DS	D	R1 output
000011E0	00000000 00000000			818+	DS	FD	gap
				819+*			
000011E8				820+X3	DS	0F	
000011E8	E310 8E88 0004		00001088	821+	LG	R1,R1FUDGE	
000011EE	B982 0000			822+	XGR	0,0	
000011F2	5800 5010		00000010	823+	L	0,X2ADDR	load x2 source address
000011F6	E300 0000 0004		00000000	824+	LG	0,0(0)	load source
000011FC	B982 0000			825+	XGR	0,0	
00001200	5800 5014		00000014	826+	L	0,B2ADDR	load b2 source address
00001204	E300 0000 0004		00000000	827+	LG	0,0(0)	load source
0000120A				830+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000120A	E3			831+	DC	XL1'E3'	LLXA../LLXA.
0000120B	10			832+	DC	HL1'16'	r1, x2
0000120C	0FFF			833+	DC	HL2'-4294963201'	b2, dxl2
0000120E	FF			834+	DC	HL1'255'	dxh2
0000120F	60			835+	DC	XL1'60'	LLXA../LLXA.. opcode
00001210	E310 5028 0024		000011D8	836+	STG	R1,R103	save R1 output
00001216	07FB			837+	BR	R11	return
00001218				838+RE3	DC	0F	xl8 expected result
00001218				839+	DROP	R5	
00001218	FFFFFFFF FFFFFFFF			840	DC	XL8'FFFF FFFF FFFF FFFF'	result
00001220	AAAAAAAA AAAAAAAAAA			841	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00001228	AAAAAAAA AAAAAAAAAA			842	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				843			
				844	RXY_C	LXAB,0,0,4096,-	
00001230				845+	DS	0FD	
00001230		00001230		846+	USING	*,R5	base for test data and test routine
00001230	00001268			847+T4	DC	A(X4)	address of test routine
00001234	0004			848+	DC	H'4'	test number
00001236	00			849+	DC	X'00'	
00001237	D3E7C1C2 40404040			850+	DC	CL8'LXAB'	instruction name
00001240	000012A0			851+	DC	A(RE4+8)	address of R2 source
00001244	000012A8			852+	DC	A(RE4+16)	address of R3 source
00001248	00000008			853+	DC	A(8)	result length
0000124C	00001298			854+REA4	DC	A(RE4)	result address
00001250	00000000 00000000			855+	DS	FD	gap
00001258	00000000 00000000			856+R104	DS	D	R1 output
00001260	00000000 00000000			857+	DS	FD	gap
				858+*			
00001268				859+X4	DS	0F	
00001268	E310 8E88 0004		00001088	860+	LG	R1,R1FUDGE	
0000126E	B982 0000			861+	XGR	0,0	
00001272	5800 5010		00000010	862+	L	0,X2ADDR	load x2 source address
00001276	E300 0000 0004		00000000	863+	LG	0,0(0)	load source
0000127C	B982 0000			864+	XGR	0,0	
00001280	5800 5014		00000014	865+	L	0,B2ADDR	load b2 source address
00001284	E300 0000 0004		00000000	866+	LG	0,0(0)	load source
0000128A				869+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000128A	E3			870+	DC	XL1'E3'	LLXA../LLXA.
0000128B	10			871+	DC	HL1'16'	r1, x2
0000128C	0000			872+	DC	HL2'0'	b2, dxl2
0000128E	FF			873+	DC	HL1'-1'	dxh2
0000128F	60			874+	DC	XL1'60'	LLXA../LLXA.. opcode

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001290	E310 5028 0024		00001258	875+	STG	R1,R104		save R1 output	
00001296	07FB			876+	BR	R11		return	
00001298				877+RE4	DC	0F		xl8 expected result	
00001298				878+	DROP	R5			
00001298	FFFFFFF FFFFF000			879	DC	XL8'FFFF FFFF FFFF F000'		result	
000012A0	AAAAAAAA AAAAAAAAA			880	DC	XL8'AAAA AAAA AAAA AAAA'		X2	
000012A8	AAAAAAAA AAAAAAAAA			881	DC	XL8'AAAA AAAA AAAA AAAA'		b2	
				882					
				883 *					
				884 * X2 defined - positive					
				885 *					
000012B0				886	RXY_C	LXAB,3,0,0,+			
000012B0		000012B0		887+	DS	0FD			
000012B0	000012E8			888+	USING	*,R5		base for test data and test routine	
000012B4	0005			889+T5	DC	A(X5)		address of test routine	
000012B6	00			890+	DC	H'5'		test number	
000012B6	00			891+	DC	X'00'			
000012B7	D3E7C1C2 40404040			892+	DC	CL8'LXAB'		instruction name	
000012C0	00001320			893+	DC	A(RE5+8)		address of R2 source	
000012C4	00001328			894+	DC	A(RE5+16)		address of R3 source	
000012C8	00000008			895+	DC	A(8)		result length	
000012CC	00001318			896+REA5	DC	A(RE5)		result address	
000012D0	00000000 00000000			897+	DS	FD		gap	
000012D8	00000000 00000000			898+R105	DS	D		R1 output	
000012E0	00000000 00000000			899+	DS	FD		gap	
				900+*					
000012E8				901+X5	DS	0F			
000012E8	E310 8E88 0004		00001088	902+	LG	R1,R1FUDGE			
000012EE	B982 0033			903+	XGR	3,3			
000012F2	5830 5010		00000010	904+	L	3,X2ADDR		load x2 source address	
000012F6	E333 0000 0004		00000000	905+	LG	3,0(3)		load source	
000012FC	B982 0000			906+	XGR	0,0			
00001300	5800 5014		00000014	907+	L	0,B2ADDR		load b2 source address	
00001304	E300 0000 0004		00000000	908+	LG	0,0(0)		load source	
0000130A				911+	DS	0H		LLXA../LLXA. r1,&dx2(&x2,&b2)	
0000130A	E3			912+	DC	XL1'E3'		LLXA../LLXA.	
0000130B	13			913+	DC	HL1'19'		r1, x2	
0000130C	0000			914+	DC	HL2'0'		b2, dxl2	
0000130E	00			915+	DC	HL1'0'		dxh2	
0000130F	60			916+	DC	XL1'60'		LLXA../LLXA.. opcode	
00001310	E310 5028 0024		000012D8	917+	STG	R1,R105		save R1 output	
00001316	07FB			918+	BR	R11		return	
00001318				919+RE5	DC	0F		xl8 expected result	
00001318				920+	DROP	R5			
00001318	00000000 00000100			921	DC	XL8'0000 0000 0000 0100'		result	
00001320	AAAA0000 00000100			922	DC	XL8'AAAA 0000 0000 0100'		X2	
00001328	AAAAAAAA AAAAAAAAA			923	DC	XL8'AAAA AAAA AAAA AAAA'		b2	
				924					
00001330				925	RXY_C	LXAB,3,0,1,+			
00001330		00001330		926+	DS	0FD			
00001330	00001368			927+	USING	*,R5		base for test data and test routine	
00001330	0006			928+T6	DC	A(X6)		address of test routine	
00001334	0006			929+	DC	H'6'		test number	
00001336	00			930+	DC	X'00'			
00001337	D3E7C1C2 40404040			931+	DC	CL8'LXAB'		instruction name	
00001340	000013A0			932+	DC	A(RE6+8)		address of R2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001344	000013A8			933+	DC	A(RE6+16)	address of R3 source
00001348	00000008			934+	DC	A(8)	result length
0000134C	00001398			935+REA6	DC	A(RE6)	result address
00001350	00000000 00000000			936+	DS	FD	gap
00001358	00000000 00000000			937+R106	DS	D	R1 output
00001360	00000000 00000000			938+	DS	FD	gap
				939+*			
00001368				940+X6	DS	0F	
00001368	E310 8E88 0004		00001088	941+	LG	R1,R1FUDGE	
0000136E	B982 0033			942+	XGR	3,3	
00001372	5830 5010		00000010	943+	L	3,X2ADDR	load x2 source address
00001376	E333 0000 0004		00000000	944+	LG	3,0(3)	load source
0000137C	B982 0000			945+	XGR	0,0	
00001380	5800 5014		00000014	946+	L	0,B2ADDR	load b2 source address
00001384	E300 0000 0004		00000000	947+	LG	0,0(0)	load source
0000138A				950+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000138A	E3			951+	DC	XL1'E3'	LLXA../LLXA.
0000138B	13			952+	DC	HL1'19'	r1, x2
0000138C	0001			953+	DC	HL2'1'	b2, dx12
0000138E	00			954+	DC	HL1'0'	dxh2
0000138F	60			955+	DC	XL1'60'	LLXA../LLXA.. opcode
00001390	E310 5028 0024		00001358	956+	STG	R1,R106	save R1 output
00001396	07FB			957+	BR	R11	return
00001398				958+RE6	DC	0F	xl8 expected result
00001398				959+	DROP	R5	
00001398	00000000 00000101			960	DC	XL8'0000 0000 0000 0101'	result
000013A0	AAAA0000 00000100			961	DC	XL8'AAAA 0000 0000 0100'	X2
000013A8	AAAAAAAA AAAAAAAAAA			962	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				963			
000013B0				964	RXY_C	LXAB,3,0,4096,+	
000013B0		000013B0		965+	DS	0FD	
000013B0	000013E8			966+	USING	*,R5	base for test data and test routine
000013B4	0007			967+T7	DC	A(X7)	address of test routine
000013B6	00			968+	DC	H'7'	test number
000013B6	00			969+	DC	X'00'	
000013B7	D3E7C1C2 40404040			970+	DC	CL8'LXAB'	instruction name
000013C0	00001420			971+	DC	A(RE7+8)	address of R2 source
000013C4	00001428			972+	DC	A(RE7+16)	address of R3 source
000013C8	00000008			973+	DC	A(8)	result length
000013CC	00001418			974+REA7	DC	A(RE7)	result address
000013D0	00000000 00000000			975+	DS	FD	gap
000013D8	00000000 00000000			976+R107	DS	D	R1 output
000013E0	00000000 00000000			977+	DS	FD	gap
				978+*			
000013E8				979+X7	DS	0F	
000013E8	E310 8E88 0004		00001088	980+	LG	R1,R1FUDGE	
000013EE	B982 0033			981+	XGR	3,3	
000013F2	5830 5010		00000010	982+	L	3,X2ADDR	load x2 source address
000013F6	E333 0000 0004		00000000	983+	LG	3,0(3)	load source
000013FC	B982 0000			984+	XGR	0,0	
00001400	5800 5014		00000014	985+	L	0,B2ADDR	load b2 source address
00001404	E300 0000 0004		00000000	986+	LG	0,0(0)	load source
0000140A				989+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000140A	E3			990+	DC	XL1'E3'	LLXA../LLXA.
0000140B	13			991+	DC	HL1'19'	r1, x2
0000140C	0000			992+	DC	HL2'0'	b2, dx12

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000140E	01			993+	DC	HL1'1'	dxh2
0000140F	60			994+	DC	XL1'60'	LLXA../LLXA.. opcode
00001410	E310 5028 0024		000013D8	995+	STG	R1,R107	save R1 output
00001416	07FB			996+	BR	R11	return
00001418				997+RE7	DC	0F	xl8 expected result
00001418				998+	DROP	R5	
00001418	00000000 00001100			999	DC	XL8'0000 0000 0000 1100'	result
00001420	AAAA0000 00000100			1000	DC	XL8'AAAA 0000 0000 0100'	X2
00001428	AAAAAAAA AAAAAAAAAA			1001	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1002			
				1003	RXY_C	LXAB,3,0,1,-	
00001430				1004+	DS	0FD	
00001430		00001430		1005+	USING	*,R5	base for test data and test routine
00001430	00001468			1006+T8	DC	A(X8)	address of test routine
00001434	0008			1007+	DC	H'8'	test number
00001436	00			1008+	DC	X'00'	
00001437	D3E7C1C2 40404040			1009+	DC	CL8'LXAB'	instruction name
00001440	000014A0			1010+	DC	A(RE8+8)	address of R2 source
00001444	000014A8			1011+	DC	A(RE8+16)	address of R3 source
00001448	00000008			1012+	DC	A(8)	result length
0000144C	00001498			1013+REA8	DC	A(RE8)	result address
00001450	00000000 00000000			1014+	DS	FD	gap
00001458	00000000 00000000			1015+R108	DS	D	R1 output
00001460	00000000 00000000			1016+	DS	FD	gap
				1017+*			
00001468				1018+X8	DS	0F	
00001468	E310 8E88 0004		00001088	1019+	LG	R1,R1FUDGE	
0000146E	B982 0033			1020+	XGR	3,3	
00001472	5830 5010		00000010	1021+	L	3,X2ADDR	load x2 source address
00001476	E333 0000 0004		00000000	1022+	LG	3,0(3)	load source
0000147C	B982 0000			1023+	XGR	0,0	
00001480	5800 5014		00000014	1024+	L	0,B2ADDR	load b2 source address
00001484	E300 0000 0004		00000000	1025+	LG	0,0(0)	load source
0000148A				1028+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000148A	E3			1029+	DC	XL1'E3'	LLXA../LLXA.
0000148B	13			1030+	DC	HL1'19'	r1, x2
0000148C	0FFF			1031+	DC	HL2'-4294963201'	b2, dxl2
0000148E	FF			1032+	DC	HL1'255'	dxh2
0000148F	60			1033+	DC	XL1'60'	LLXA../LLXA.. opcode
00001490	E310 5028 0024		00001458	1034+	STG	R1,R108	save R1 output
00001496	07FB			1035+	BR	R11	return
00001498				1036+RE8	DC	0F	xl8 expected result
00001498				1037+	DROP	R5	
00001498	00000000 000000FF			1038	DC	XL8'0000 0000 0000 00FF'	result
000014A0	AAAA0000 00000100			1039	DC	XL8'AAAA 0000 0000 0100'	X2
000014A8	AAAAAAAA AAAAAAAAAA			1040	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1041			
				1042	RXY_C	LXAB,3,0,4096,-	
000014B0				1043+	DS	0FD	
000014B0		000014B0		1044+	USING	*,R5	base for test data and test routine
000014B0	000014E8			1045+T9	DC	A(X9)	address of test routine
000014B4	0009			1046+	DC	H'9'	test number
000014B6	00			1047+	DC	X'00'	
000014B7	D3E7C1C2 40404040			1048+	DC	CL8'LXAB'	instruction name
000014C0	00001520			1049+	DC	A(RE9+8)	address of R2 source
000014C4	00001528			1050+	DC	A(RE9+16)	address of R3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000014C8	00000008			1051+	DC	A(8)	result length
000014CC	00001518			1052+REA9	DC	A(RE9)	result address
000014D0	00000000 00000000			1053+	DS	FD	gap
000014D8	00000000 00000000			1054+R109	DS	D	R1 output
000014E0	00000000 00000000			1055+	DS	FD	gap
				1056+*			
000014E8				1057+X9	DS	0F	
000014E8	E310 8E88 0004		00001088	1058+	LG	R1,R1FUDGE	
000014EE	B982 0033			1059+	XGR	3,3	
000014F2	5830 5010		00000010	1060+	L	3,X2ADDR	load x2 source address
000014F6	E333 0000 0004		00000000	1061+	LG	3,0(3)	load source
000014FC	B982 0000			1062+	XGR	0,0	
00001500	5800 5014		00000014	1063+	L	0,B2ADDR	load b2 source address
00001504	E300 0000 0004		00000000	1064+	LG	0,0(0)	load source
0000150A				1067+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000150A	E3			1068+	DC	XL1'E3'	LLXA../LLXA.
0000150B	13			1069+	DC	HL1'19'	r1, x2
0000150C	0000			1070+	DC	HL2'0'	b2, dxl2
0000150E	FF			1071+	DC	HL1'-1'	dxh2
0000150F	60			1072+	DC	XL1'60'	LLXA../LLXA.. opcode
00001510	E310 5028 0024		000014D8	1073+	STG	R1,R109	save R1 output
00001516	07FB			1074+	BR	R11	return
00001518				1075+RE9	DC	0F	xl8 expected result
00001518				1076+	DROP	R5	
00001518	FFFFFFFF FFFFF100			1077	DC	XL8'FFFF FFFF FFFF F100'	result
00001520	AAAA0000 00000100			1078	DC	XL8'AAAA 0000 0000 0100'	X2
00001528	AAAAAAAA AAAAAAAAA			1079	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1080			
				1081 *			
				1082 * X2 defined - negative			
				1083 *			
				1084	RXY_C	LXAB,3,0,0,+	
00001530				1085+	DS	0FD	
00001530		00001530		1086+	USING	*,R5	base for test data and test routine
00001530	00001568			1087+T10	DC	A(X10)	address of test routine
00001534	000A			1088+	DC	H'10'	test number
00001536	00			1089+	DC	X'00'	
00001537	D3E7C1C2 40404040			1090+	DC	CL8'LXAB'	instruction name
00001540	000015A0			1091+	DC	A(RE10+8)	address of R2 source
00001544	000015A8			1092+	DC	A(RE10+16)	address of R3 source
00001548	00000008			1093+	DC	A(8)	result length
0000154C	00001598			1094+REA10	DC	A(RE10)	result address
00001550	00000000 00000000			1095+	DS	FD	gap
00001558	00000000 00000000			1096+R1010	DS	D	R1 output
00001560	00000000 00000000			1097+	DS	FD	gap
				1098+*			
00001568				1099+X10	DS	0F	
00001568	E310 8E88 0004		00001088	1100+	LG	R1,R1FUDGE	
0000156E	B982 0033			1101+	XGR	3,3	
00001572	5830 5010		00000010	1102+	L	3,X2ADDR	load x2 source address
00001576	E333 0000 0004		00000000	1103+	LG	3,0(3)	load source
0000157C	B982 0000			1104+	XGR	0,0	
00001580	5800 5014		00000014	1105+	L	0,B2ADDR	load b2 source address
00001584	E300 0000 0004		00000000	1106+	LG	0,0(0)	load source
0000158A				1109+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000158A	E3			1110+	DC	XL1'E3'	LLXA../LLXA.

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000158B	13			1111+	DC	HL1'19'	r1, x2
0000158C	0000			1112+	DC	HL2'0'	b2, dxl2
0000158E	00			1113+	DC	HL1'0'	dxh2
0000158F	60			1114+	DC	XL1'60'	LLXA../LLXA.. opcode
00001590	E310 5028 0024		00001558	1115+	STG	R1,R1010	save R1 output
00001596	07FB			1116+	BR	R11	return
00001598				1117+RE10	DC	0F	xl8 expected result
00001598				1118+	DROP	R5	
00001598	FFFFFFFF FFFFFFF00			1119	DC	XL8'FFFF FFFF FFFF FF00'	result
000015A0	AAAA0000 FFFFFFF00			1120	DC	XL8'AAAA 0000 FFFF FF00'	X2
000015A8	AAAAAAAA AAAAAAAAA			1121	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1122			
000015B0				1123	RXY_C	LXAB,3,0,1,+	
000015B0		000015B0		1124+	DS	0FD	
000015B0	000015E8			1125+	USING	*,R5	base for test data and test routine
000015B4	000B			1126+T11	DC	A(X11)	address of test routine
000015B6	00			1127+	DC	H'11'	test number
000015B7	D3E7C1C2 40404040			1128+	DC	X'00'	
000015C0	00001620			1129+	DC	CL8'LXAB'	instruction name
000015C4	00001628			1130+	DC	A(RE11+8)	address of R2 source
000015C8	00000008			1131+	DC	A(RE11+16)	address of R3 source
000015CC	00001618			1132+	DC	A(8)	result length
000015D0	00000000 00000000			1133+REA11	DC	A(RE11)	result address
000015D8	00000000 00000000			1134+	DS	FD	gap
000015E0	00000000 00000000			1135+R1011	DS	D	R1 output
				1136+	DS	FD	gap
				1137+*			
000015E8				1138+X11	DS	0F	
000015E8	E310 8E88 0004		00001088	1139+	LG	R1,R1FUDGE	
000015EE	B982 0033			1140+	XGR	3,3	
000015F2	5830 5010		00000010	1141+	L	3,X2ADDR	load x2 source address
000015F6	E333 0000 0004		00000000	1142+	LG	3,0(3)	load source
000015FC	B982 0000			1143+	XGR	0,0	
00001600	5800 5014		00000014	1144+	L	0,B2ADDR	load b2 source address
00001604	E300 0000 0004		00000000	1145+	LG	0,0(0)	load source
0000160A				1148+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000160A	E3			1149+	DC	XL1'E3'	LLXA../LLXA.
0000160B	13			1150+	DC	HL1'19'	r1, x2
0000160C	0001			1151+	DC	HL2'1'	b2, dxl2
0000160E	00			1152+	DC	HL1'0'	dxh2
0000160F	60			1153+	DC	XL1'60'	LLXA../LLXA.. opcode
00001610	E310 5028 0024		000015D8	1154+	STG	R1,R1011	save R1 output
00001616	07FB			1155+	BR	R11	return
00001618				1156+RE11	DC	0F	xl8 expected result
00001618				1157+	DROP	R5	
00001618	FFFFFFFF FFFFFFF01			1158	DC	XL8'FFFF FFFF FFFF FF01'	result
00001620	AAAA0000 FFFFFFF00			1159	DC	XL8'AAAA 0000 FFFF FF00'	X2
00001628	AAAAAAAA AAAAAAAAA			1160	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1161			
				1162	RXY_C	LXAB,3,0,4096,+	
00001630				1163+	DS	0FD	
00001630		00001630		1164+	USING	*,R5	base for test data and test routine
00001630	00001668			1165+T12	DC	A(X12)	address of test routine
00001634	000C			1166+	DC	H'12'	test number
00001636	00			1167+	DC	X'00'	
00001637	D3E7C1C2 40404040			1168+	DC	CL8'LXAB'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00001640	000016A0			1169+	DC	A(RE12+8) address of R2 source
00001644	000016A8			1170+	DC	A(RE12+16) address of R3 source
00001648	00000008			1171+	DC	A(8) result length
0000164C	00001698			1172+REA12	DC	A(RE12) result address
00001650	00000000 00000000			1173+	DS	FD gap
00001658	00000000 00000000			1174+R1012	DS	D R1 output
00001660	00000000 00000000			1175+	DS	FD gap
				1176+*		
00001668				1177+X12	DS	0F
00001668	E310 8E88 0004		00001088	1178+	LG	R1,R1FUDGE
0000166E	B982 0033			1179+	XGR	3,3
00001672	5830 5010		00000010	1180+	L	3,X2ADDR load x2 source address
00001676	E333 0000 0004		00000000	1181+	LG	3,0(3) load source
0000167C	B982 0000			1182+	XGR	0,0
00001680	5800 5014		00000014	1183+	L	0,B2ADDR load b2 source address
00001684	E300 0000 0004		00000000	1184+	LG	0,0(0) load source
0000168A				1187+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000168A	E3			1188+	DC	XL1'E3' LLXA../LLXA.
0000168B	13			1189+	DC	HL1'19' r1, x2
0000168C	0000			1190+	DC	HL2'0' b2, dx12
0000168E	01			1191+	DC	HL1'1' dxh2
0000168F	60			1192+	DC	XL1'60' LLXA../LLXA.. opcode
00001690	E310 5028 0024		00001658	1193+	STG	R1,R1012 save R1 output
00001696	07FB			1194+	BR	R11 return
00001698				1195+RE12	DC	0F xl8 expected result
00001698				1196+	DROP	R5
00001698	00000000 00000F00			1197	DC	XL8'0000 0000 0000 0F00' result
000016A0	AAAA0000 FFFFFFF00			1198	DC	XL8'AAAA 0000 FFFF FF00' X2
000016A8	AAAAAAAA AAAAAAAAA			1199	DC	XL8'AAAA AAAA AAAA AAAA' b2
				1200		
000016B0				1201	RXY_C	LXAB,3,0,1,-
000016B0		000016B0		1202+	DS	0FD
000016B0	000016E8			1203+	USING	*,R5 base for test data and test routine
000016B4	000D			1204+T13	DC	A(X13) address of test routine
000016B6	00			1205+	DC	H'13' test number
000016B7	D3E7C1C2 40404040			1206+	DC	X'00'
000016C0	00001720			1207+	DC	CL8'LXAB' instruction name
000016C4	00001728			1208+	DC	A(RE13+8) address of R2 source
000016C8	00000008			1209+	DC	A(RE13+16) address of R3 source
000016CC	00001718			1210+	DC	A(8) result length
000016D0	00000000 00000000			1211+REA13	DC	A(RE13) result address
000016D8	00000000 00000000			1212+	DS	FD gap
000016E0	00000000 00000000			1213+R1013	DS	D R1 output
				1214+	DS	FD gap
				1215+*		
000016E8				1216+X13	DS	0F
000016E8	E310 8E88 0004		00001088	1217+	LG	R1,R1FUDGE
000016EE	B982 0033			1218+	XGR	3,3
000016F2	5830 5010		00000010	1219+	L	3,X2ADDR load x2 source address
000016F6	E333 0000 0004		00000000	1220+	LG	3,0(3) load source
000016FC	B982 0000			1221+	XGR	0,0
00001700	5800 5014		00000014	1222+	L	0,B2ADDR load b2 source address
00001704	E300 0000 0004		00000000	1223+	LG	0,0(0) load source
0000170A				1226+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000170A	E3			1227+	DC	XL1'E3' LLXA../LLXA.
0000170B	13			1228+	DC	HL1'19' r1, x2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000170C	0FFF			1229+	DC	HL2'-4294963201'	b2, dxl2
0000170E	FF			1230+	DC	HL1'255'	dxh2
0000170F	60			1231+	DC	XL1'60'	LLXA../LLXA.. opcode
00001710	E310 5028 0024		000016D8	1232+	STG	R1,R1013	save R1 output
00001716	07FB			1233+	BR	R11	return
00001718				1234+RE13	DC	0F	xl8 expected result
00001718				1235+	DROP	R5	
00001718	FFFFFFFF FFFFFFFF			1236	DC	XL8'FFFF FFFF FFFF FEFF'	result
00001720	AAAA0000 FFFFFFF0			1237	DC	XL8'AAAA 0000 FFFF FF00'	X2
00001728	AAAAAAAA AAAAAAAAAA			1238	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1239			
00001730				1240	RXY_C	LXAB,3,0,4096,-	
00001730		00001730		1241+	DS	0FD	
00001730	00001768			1242+	USING	*,R5	base for test data and test routine
00001734	000E			1243+T14	DC	A(X14)	address of test routine
00001736	00			1244+	DC	H'14'	test number
00001736	00			1245+	DC	X'00'	
00001737	D3E7C1C2 40404040			1246+	DC	CL8'LXAB'	instruction name
00001740	000017A0			1247+	DC	A(RE14+8)	address of R2 source
00001744	000017A8			1248+	DC	A(RE14+16)	address of R3 source
00001748	00000008			1249+	DC	A(8)	result length
0000174C	00001798			1250+REA14	DC	A(RE14)	result address
00001750	00000000 00000000			1251+	DS	FD	gap
00001758	00000000 00000000			1252+R1014	DS	D	R1 output
00001760	00000000 00000000			1253+	DS	FD	gap
				1254+*			
00001768				1255+X14	DS	0F	
00001768	E310 8E88 0004		00001088	1256+	LG	R1,R1FUDGE	
0000176E	B982 0033			1257+	XGR	3,3	
00001772	5830 5010		00000010	1258+	L	3,X2ADDR	load x2 source address
00001776	E333 0000 0004		00000000	1259+	LG	3,0(3)	load source
0000177C	B982 0000			1260+	XGR	0,0	
00001780	5800 5014		00000014	1261+	L	0,B2ADDR	load b2 source address
00001784	E300 0000 0004		00000000	1262+	LG	0,0(0)	load source
0000178A				1265+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000178A	E3			1266+	DC	XL1'E3'	LLXA../LLXA.
0000178B	13			1267+	DC	HL1'19'	r1, x2
0000178C	0000			1268+	DC	HL2'0'	b2, dxl2
0000178E	FF			1269+	DC	HL1'-1'	dxh2
0000178F	60			1270+	DC	XL1'60'	LLXA../LLXA.. opcode
00001790	E310 5028 0024		00001758	1271+	STG	R1,R1014	save R1 output
00001796	07FB			1272+	BR	R11	return
00001798				1273+RE14	DC	0F	xl8 expected result
00001798				1274+	DROP	R5	
00001798	FFFFFFFF FFFFEF00			1275	DC	XL8'FFFF FFFF FFFF EF00'	result
000017A0	AAAA0000 FFFFFFF0			1276	DC	XL8'AAAA 0000 FFFF FF00'	X2
000017A8	AAAAAAAA AAAAAAAAAA			1277	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1278 *			
				1279 * B2 defined			
				1280 *			
000017B0				1281	RXY_C	LXAB,0,4,0,+	
000017B0		000017B0		1282+	DS	0FD	
000017B0	000017E8			1283+	USING	*,R5	base for test data and test routine
000017B4	000F			1284+T15	DC	A(X15)	address of test routine
000017B6	00			1285+	DC	H'15'	test number
				1286+	DC	X'00'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000017B7	D3E7C1C2 40404040			1287+	DC	CL8'LXAB'	instruction name
000017C0	00001820			1288+	DC	A(RE15+8)	address of R2 source
000017C4	00001828			1289+	DC	A(RE15+16)	address of R3 source
000017C8	00000008			1290+	DC	A(8)	result length
000017CC	00001818			1291+REA15	DC	A(RE15)	result address
000017D0	00000000 00000000			1292+	DS	FD	gap
000017D8	00000000 00000000			1293+R1015	DS	D	R1 output
000017E0	00000000 00000000			1294+	DS	FD	gap
				1295+*			
000017E8				1296+X15	DS	0F	
000017E8	E310 8E88 0004		00001088	1297+	LG	R1,R1FUDGE	
000017EE	B982 0000			1298+	XGR	0,0	
000017F2	5800 5010		00000010	1299+	L	0,X2ADDR	load x2 source address
000017F6	E300 0000 0004		00000000	1300+	LG	0,0(0)	load source
000017FC	B982 0044			1301+	XGR	4,4	
00001800	5840 5014		00000014	1302+	L	4,B2ADDR	load b2 source address
00001804	E344 0000 0004		00000000	1303+	LG	4,0(4)	load source
0000180A				1306+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000180A	E3			1307+	DC	XL1'E3'	LLXA../LLXA.
0000180B	10			1308+	DC	HL1'16'	r1, x2
0000180C	4000			1309+	DC	HL2'16384'	b2, dxl2
0000180E	00			1310+	DC	HL1'0'	dxh2
0000180F	60			1311+	DC	XL1'60'	LLXA../LLXA.. opcode
00001810	E310 5028 0024		000017D8	1312+	STG	R1,R1015	save R1 output
00001816	07FB			1313+	BR	R11	return
00001818				1314+RE15	DC	0F	xl8 expected result
00001818				1315+	DROP	R5	
00001818	AAAAAAAA AAAAAAAAAA			1316	DC	XL8'AAAA AAAA AAAA AAAA'	result
00001820	AAAAAAAA AAAAAAAAAA			1317	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00001828	AAAAAAAA AAAAAAAAAA			1318	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1319			
				1320	RXY_C	LXAB,0,4,1,+	
00001830				1321+	DS	0FD	
00001830		00001830		1322+	USING	*,R5	base for test data and test routine
00001830	00001868			1323+T16	DC	A(X16)	address of test routine
00001834	0010			1324+	DC	H'16'	test number
00001836	00			1325+	DC	X'00'	
00001837	D3E7C1C2 40404040			1326+	DC	CL8'LXAB'	instruction name
00001840	000018A0			1327+	DC	A(RE16+8)	address of R2 source
00001844	000018A8			1328+	DC	A(RE16+16)	address of R3 source
00001848	00000008			1329+	DC	A(8)	result length
0000184C	00001898			1330+REA16	DC	A(RE16)	result address
00001850	00000000 00000000			1331+	DS	FD	gap
00001858	00000000 00000000			1332+R1016	DS	D	R1 output
00001860	00000000 00000000			1333+	DS	FD	gap
				1334+*			
00001868				1335+X16	DS	0F	
00001868	E310 8E88 0004		00001088	1336+	LG	R1,R1FUDGE	
0000186E	B982 0000			1337+	XGR	0,0	
00001872	5800 5010		00000010	1338+	L	0,X2ADDR	load x2 source address
00001876	E300 0000 0004		00000000	1339+	LG	0,0(0)	load source
0000187C	B982 0044			1340+	XGR	4,4	
00001880	5840 5014		00000014	1341+	L	4,B2ADDR	load b2 source address
00001884	E344 0000 0004		00000000	1342+	LG	4,0(4)	load source
0000188A				1345+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000188A	E3			1346+	DC	XL1'E3'	LLXA../LLXA.

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000188B	10			1347+	DC	HL1'16'	r1, x2
0000188C	4001			1348+	DC	HL2'16385'	b2, dxl2
0000188E	00			1349+	DC	HL1'0'	dxh2
0000188F	60			1350+	DC	XL1'60'	LLXA../LLXA.. opcode
00001890	E310 5028 0024		00001858	1351+	STG	R1,R1016	save R1 output
00001896	07FB			1352+	BR	R11	return
00001898				1353+RE16	DC	0F	xl8 expected result
00001898				1354+	DROP	R5	
00001898	AAAAAAAA AAAAAAAB			1355	DC	XL8'AAAA AAAA AAAA AAAB'	result
000018A0	AAAAAAAA AAAAAAAA			1356	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000018A8	AAAAAAAA AAAAAAAA			1357	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1358			
000018B0				1359	RXY_C	LXAB,0,4,4096,+	
000018B0		000018B0		1360+	DS	0FD	
000018B0	000018E8			1361+	USING	*,R5	base for test data and test routine
000018B4	0011			1362+T17	DC	A(X17)	address of test routine
000018B6	00			1363+	DC	H'17'	test number
000018B7	D3E7C1C2 40404040			1364+	DC	X'00'	
000018C0	00001920			1365+	DC	CL8'LXAB'	instruction name
000018C4	00001928			1366+	DC	A(RE17+8)	address of R2 source
000018C8	00000008			1367+	DC	A(RE17+16)	address of R3 source
000018CC	00001918			1368+	DC	A(8)	result length
000018D0	00000000 00000000			1369+REA17	DC	A(RE17)	result address
000018D8	00000000 00000000			1370+	DS	FD	gap
000018D8	00000000 00000000			1371+R1017	DS	D	R1 output
000018E0	00000000 00000000			1372+	DS	FD	gap
				1373+*			
000018E8				1374+X17	DS	0F	
000018E8	E310 8E88 0004		00001088	1375+	LG	R1,R1FUDGE	
000018EE	B982 0000			1376+	XGR	0,0	
000018F2	5800 5010		00000010	1377+	L	0,X2ADDR	load x2 source address
000018F6	E300 0000 0004		00000000	1378+	LG	0,0(0)	load source
000018FC	B982 0044			1379+	XGR	4,4	
00001900	5840 5014		00000014	1380+	L	4,B2ADDR	load b2 source address
00001904	E344 0000 0004		00000000	1381+	LG	4,0(4)	load source
0000190A				1384+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000190A	E3			1385+	DC	XL1'E3'	LLXA../LLXA.
0000190B	10			1386+	DC	HL1'16'	r1, x2
0000190C	4000			1387+	DC	HL2'16384'	b2, dxl2
0000190E	01			1388+	DC	HL1'1'	dxh2
0000190F	60			1389+	DC	XL1'60'	LLXA../LLXA.. opcode
00001910	E310 5028 0024		000018D8	1390+	STG	R1,R1017	save R1 output
00001916	07FB			1391+	BR	R11	return
00001918				1392+RE17	DC	0F	xl8 expected result
00001918				1393+	DROP	R5	
00001918	AAAAAAAA AAABAAAA			1394	DC	XL8'AAAA AAAA AAAA BAAA'	result
00001920	AAAAAAAA AAAAAAAA			1395	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00001928	AAAAAAAA AAAAAAAA			1396	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1397			
				1398	RXY_C	LXAB,0,4,1,-	
00001930				1399+	DS	0FD	
00001930		00001930		1400+	USING	*,R5	base for test data and test routine
00001930	00001968			1401+T18	DC	A(X18)	address of test routine
00001934	0012			1402+	DC	H'18'	test number
00001936	00			1403+	DC	X'00'	
00001937	D3E7C1C2 40404040			1404+	DC	CL8'LXAB'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00001940	000019A0			1405+	DC	A(RE18+8) address of R2 source
00001944	000019A8			1406+	DC	A(RE18+16) address of R3 source
00001948	00000008			1407+	DC	A(8) result length
0000194C	00001998			1408+REA18	DC	A(RE18) result address
00001950	00000000 00000000			1409+	DS	FD gap
00001958	00000000 00000000			1410+R1018	DS	D R1 output
00001960	00000000 00000000			1411+	DS	FD gap
				1412+*		
00001968				1413+X18	DS	0F
00001968	E310 8E88 0004		00001088	1414+	LG	R1,R1FUDGE
0000196E	B982 0000			1415+	XGR	0,0
00001972	5800 5010		00000010	1416+	L	0,X2ADDR load x2 source address
00001976	E300 0000 0004		00000000	1417+	LG	0,0(0) load source
0000197C	B982 0044			1418+	XGR	4,4
00001980	5840 5014		00000014	1419+	L	4,B2ADDR load b2 source address
00001984	E344 0000 0004		00000000	1420+	LG	4,0(4) load source
0000198A				1423+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000198A	E3			1424+	DC	XL1'E3' LLXA../LLXA.
0000198B	10			1425+	DC	HL1'16' r1, x2
0000198C	4FFF			1426+	DC	HL2'-4294946817' b2, dx12
0000198E	FF			1427+	DC	HL1'255' dxh2
0000198F	60			1428+	DC	XL1'60' LLXA../LLXA.. opcode
00001990	E310 5028 0024		00001958	1429+	STG	R1,R1018 save R1 output
00001996	07FB			1430+	BR	R11 return
00001998				1431+RE18	DC	0F xl8 expected result
00001998				1432+	DROP	R5
00001998	AAAAAAAA AAAAAAAAA9			1433	DC	XL8'AAAA AAAA AAAA AAA9' result
000019A0	AAAAAAAA AAAAAAAAAA			1434	DC	XL8'AAAA AAAA AAAA AAAA' X2
000019A8	AAAAAAAA AAAAAAAAAA			1435	DC	XL8'AAAA AAAA AAAA AAAA' b2
				1436		
000019B0				1437	RXY_C	LXAB,0,4,4096,-
000019B0		000019B0		1438+	DS	0FD
000019B0	000019E8			1439+	USING	*,R5 base for test data and test routine
000019B4	0013			1440+T19	DC	A(X19) address of test routine
000019B6	00			1441+	DC	H'19' test number
000019B6	00			1442+	DC	X'00'
000019B7	D3E7C1C2 40404040			1443+	DC	CL8'LXAB' instruction name
000019C0	00001A20			1444+	DC	A(RE19+8) address of R2 source
000019C4	00001A28			1445+	DC	A(RE19+16) address of R3 source
000019C8	00000008			1446+	DC	A(8) result length
000019CC	00001A18			1447+REA19	DC	A(RE19) result address
000019D0	00000000 00000000			1448+	DS	FD gap
000019D8	00000000 00000000			1449+R1019	DS	D R1 output
000019E0	00000000 00000000			1450+	DS	FD gap
				1451+*		
000019E8				1452+X19	DS	0F
000019E8	E310 8E88 0004		00001088	1453+	LG	R1,R1FUDGE
000019EE	B982 0000			1454+	XGR	0,0
000019F2	5800 5010		00000010	1455+	L	0,X2ADDR load x2 source address
000019F6	E300 0000 0004		00000000	1456+	LG	0,0(0) load source
000019FC	B982 0044			1457+	XGR	4,4
00001A00	5840 5014		00000014	1458+	L	4,B2ADDR load b2 source address
00001A04	E344 0000 0004		00000000	1459+	LG	4,0(4) load source
00001A0A				1462+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
00001A0A	E3			1463+	DC	XL1'E3' LLXA../LLXA.
00001A0B	10			1464+	DC	HL1'16' r1, x2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001A0C	4000			1465+	DC	HL2'16384'	b2, dxl2
00001A0E	FF			1466+	DC	HL1'-1'	dxh2
00001A0F	60			1467+	DC	XL1'60'	LLXA../LLXA.. opcode
00001A10	E310 5028 0024		000019D8	1468+	STG	R1,R1019	save R1 output
00001A16	07FB			1469+	BR	R11	return
00001A18				1470+RE19	DC	0F	xl8 expected result
00001A18				1471+	DROP	R5	
00001A18	AAAAAAAA AAAA9AAA			1472	DC	XL8'AAAA AAAA AAAA 9AAA'	result
00001A20	AAAAAAAA AAAAAAAAAA			1473	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00001A28	AAAAAAAA AAAAAAAAAA			1474	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1475			
				1476 *			
				1477 * B2 defined; X2 defined - positive			
				1478 *			
00001A30				1479	RXY_C	LXAB,3,4,0,+	
00001A30		00001A30		1480+	DS	0FD	
00001A30	00001A68			1481+	USING	*,R5	base for test data and test routine
00001A34	0014			1482+T20	DC	A(X20)	address of test routine
00001A36	00			1483+	DC	H'20'	test number
00001A37	D3E7C1C2 40404040			1484+	DC	X'00'	
00001A40	00001AA0			1485+	DC	CL8'LXAB'	instruction name
00001A44	00001AA8			1486+	DC	A(RE20+8)	address of R2 source
00001A48	00000008			1487+	DC	A(RE20+16)	address of R3 source
00001A4C	00001A98			1488+	DC	A(8)	result length
00001A50	00000000 00000000			1489+REA20	DC	A(RE20)	result address
00001A58	00000000 00000000			1490+	DS	FD	gap
00001A60	00000000 00000000			1491+R1020	DS	D	R1 output
				1492+	DS	FD	gap
				1493+*			
00001A68				1494+X20	DS	0F	
00001A68	E310 8E88 0004		00001088	1495+	LG	R1,R1FUDGE	
00001A6E	B982 0033			1496+	XGR	3,3	
00001A72	5830 5010		00000010	1497+	L	3,X2ADDR	load x2 source address
00001A76	E333 0000 0004		00000000	1498+	LG	3,0(3)	load source
00001A7C	B982 0044			1499+	XGR	4,4	
00001A80	5840 5014		00000014	1500+	L	4,B2ADDR	load b2 source address
00001A84	E344 0000 0004		00000000	1501+	LG	4,0(4)	load source
00001A8A				1504+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00001A8A	E3			1505+	DC	XL1'E3'	LLXA../LLXA.
00001A8B	13			1506+	DC	HL1'19'	r1, x2
00001A8C	4000			1507+	DC	HL2'16384'	b2, dxl2
00001A8E	00			1508+	DC	HL1'0'	dxh2
00001A8F	60			1509+	DC	XL1'60'	LLXA../LLXA.. opcode
00001A90	E310 5028 0024		00001A58	1510+	STG	R1,R1020	save R1 output
00001A96	07FB			1511+	BR	R11	return
00001A98				1512+RE20	DC	0F	xl8 expected result
00001A98				1513+	DROP	R5	
00001A98	AAAAAAAA AAAAABAA			1514	DC	XL8'AAAA AAAA AAAA ABAA'	result
00001AA0	AAAA0000 00000100			1515	DC	XL8'AAAA 0000 0000 0100'	X2
00001AA8	AAAAAAAA AAAAAAAAAA			1516	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1517			
00001AB0				1518	RXY_C	LXAB,3,4,1,+	
00001AB0		00001AB0		1519+	DS	0FD	
00001AB0	00001AE8			1520+	USING	*,R5	base for test data and test routine
00001AB4	0015			1521+T21	DC	A(X21)	address of test routine
				1522+	DC	H'21'	test number

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001AB6	00			1523+	DC	X'00'	
00001AB7	D3E7C1C2 40404040			1524+	DC	CL8'LXAB'	instruction name
00001AC0	00001B20			1525+	DC	A(RE21+8)	address of R2 source
00001AC4	00001B28			1526+	DC	A(RE21+16)	address of R3 source
00001AC8	00000008			1527+	DC	A(8)	result length
00001ACC	00001B18			1528+REA21	DC	A(RE21)	result address
00001AD0	00000000 00000000			1529+	DS	FD	gap
00001AD8	00000000 00000000			1530+R1021	DS	D	R1 output
00001AE0	00000000 00000000			1531+	DS	FD	gap
				1532+*			
00001AE8				1533+X21	DS	0F	
00001AE8	E310 8E88 0004		00001088	1534+	LG	R1,R1FUDGE	
00001AEE	B982 0033			1535+	XGR	3,3	
00001AF2	5830 5010		00000010	1536+	L	3,X2ADDR	load x2 source address
00001AF6	E333 0000 0004		00000000	1537+	LG	3,0(3)	load source
00001AFC	B982 0044			1538+	XGR	4,4	
00001B00	5840 5014		00000014	1539+	L	4,B2ADDR	load b2 source address
00001B04	E344 0000 0004		00000000	1540+	LG	4,0(4)	load source
00001B0A				1543+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00001B0A	E3			1544+	DC	XL1'E3'	LLXA../LLXA.
00001B0B	13			1545+	DC	HL1'19'	r1, x2
00001B0C	4001			1546+	DC	HL2'16385'	b2, dxl2
00001B0E	00			1547+	DC	HL1'0'	dxh2
00001B0F	60			1548+	DC	XL1'60'	LLXA../LLXA.. opcode
00001B10	E310 5028 0024		00001AD8	1549+	STG	R1,R1021	save R1 output
00001B16	07FB			1550+	BR	R11	return
00001B18				1551+RE21	DC	0F	xl8 expected result
00001B18				1552+	DROP	R5	
00001B18	AAAAAAAA AAAAABAB			1553	DC	XL8'AAAA AAAA AAAA ABAB'	result
00001B20	AAAA0000 00000100			1554	DC	XL8'AAAA 0000 0000 0100'	X2
00001B28	AAAAAAAA AAAAAAAAAA			1555	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1556			
				1557	RXY_C	LXAB,3,4,4096,+	
00001B30				1558+	DS	0FD	
00001B30		00001B30		1559+	USING	*,R5	base for test data and test routine
00001B30	00001B68			1560+T22	DC	A(X22)	address of test routine
00001B34	0016			1561+	DC	H'22'	test number
00001B36	00			1562+	DC	X'00'	
00001B37	D3E7C1C2 40404040			1563+	DC	CL8'LXAB'	instruction name
00001B40	00001BA0			1564+	DC	A(RE22+8)	address of R2 source
00001B44	00001BA8			1565+	DC	A(RE22+16)	address of R3 source
00001B48	00000008			1566+	DC	A(8)	result length
00001B4C	00001B98			1567+REA22	DC	A(RE22)	result address
00001B50	00000000 00000000			1568+	DS	FD	gap
00001B58	00000000 00000000			1569+R1022	DS	D	R1 output
00001B60	00000000 00000000			1570+	DS	FD	gap
				1571+*			
00001B68				1572+X22	DS	0F	
00001B68	E310 8E88 0004		00001088	1573+	LG	R1,R1FUDGE	
00001B6E	B982 0033			1574+	XGR	3,3	
00001B72	5830 5010		00000010	1575+	L	3,X2ADDR	load x2 source address
00001B76	E333 0000 0004		00000000	1576+	LG	3,0(3)	load source
00001B7C	B982 0044			1577+	XGR	4,4	
00001B80	5840 5014		00000014	1578+	L	4,B2ADDR	load b2 source address
00001B84	E344 0000 0004		00000000	1579+	LG	4,0(4)	load source
00001B8A				1582+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001B8A	E3			1583+	DC	XL1'E3'	LLXA../LLXA.
00001B8B	13			1584+	DC	HL1'19'	r1, x2
00001B8C	4000			1585+	DC	HL2'16384'	b2, dx12
00001B8E	01			1586+	DC	HL1'1'	dxh2
00001B8F	60			1587+	DC	XL1'60'	LLXA../LLXA.. opcode
00001B90	E310 5028 0024		00001B58	1588+	STG	R1,R1022	save R1 output
00001B96	07FB			1589+	BR	R11	return
00001B98				1590+RE22	DC	0F	xl8 expected result
00001B98				1591+	DROP	R5	
00001B98	AAAAAAAA AAAABBA			1592	DC	XL8'AAAA AAAA AAAA BBAA'	result
00001BA0	AAAA0000 00000100			1593	DC	XL8'AAAA 0000 0000 0100'	X2
00001BA8	AAAAAAAA AAAAAAAAA			1594	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1595			
				1596	RXY_C	LXAB,3,4,1,-	
00001BB0				1597+	DS	0FD	
00001BB0		00001BB0		1598+	USING	*,R5	base for test data and test routine
00001BB0	00001BE8			1599+T23	DC	A(X23)	address of test routine
00001BB4	0017			1600+	DC	H'23'	test number
00001BB6	00			1601+	DC	X'00'	
00001BB7	D3E7C1C2 40404040			1602+	DC	CL8'LXAB'	instruction name
00001BC0	00001C20			1603+	DC	A(RE23+8)	address of R2 source
00001BC4	00001C28			1604+	DC	A(RE23+16)	address of R3 source
00001BC8	00000008			1605+	DC	A(8)	result length
00001BCC	00001C18			1606+REA23	DC	A(RE23)	result address
00001BD0	00000000 00000000			1607+	DS	FD	gap
00001BD8	00000000 00000000			1608+R1023	DS	D	R1 output
00001BE0	00000000 00000000			1609+	DS	FD	gap
				1610+*			
00001BE8				1611+X23	DS	0F	
00001BE8	E310 8E88 0004		00001088	1612+	LG	R1,R1FUDGE	
00001BEE	B982 0033			1613+	XGR	3,3	
00001BF2	5830 5010		00000010	1614+	L	3,X2ADDR	load x2 source address
00001BF6	E333 0000 0004		00000000	1615+	LG	3,0(3)	load source
00001BFC	B982 0044			1616+	XGR	4,4	
00001C00	5840 5014		00000014	1617+	L	4,B2ADDR	load b2 source address
00001C04	E344 0000 0004		00000000	1618+	LG	4,0(4)	load source
00001C0A				1621+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00001C0A	E3			1622+	DC	XL1'E3'	LLXA../LLXA.
00001C0B	13			1623+	DC	HL1'19'	r1, x2
00001C0C	4FFF			1624+	DC	HL2'-4294946817'	b2, dx12
00001C0E	FF			1625+	DC	HL1'255'	dxh2
00001C0F	60			1626+	DC	XL1'60'	LLXA../LLXA.. opcode
00001C10	E310 5028 0024		00001BD8	1627+	STG	R1,R1023	save R1 output
00001C16	07FB			1628+	BR	R11	return
00001C18				1629+RE23	DC	0F	xl8 expected result
00001C18				1630+	DROP	R5	
00001C18	AAAAAAAA AAAAABA9			1631	DC	XL8'AAAA AAAA AAAA ABA9'	result
00001C20	AAAA0000 00000100			1632	DC	XL8'AAAA 0000 0000 0100'	X2
00001C28	AAAAAAAA AAAAAAAAA			1633	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1634			
				1635	RXY_C	LXAB,3,4,4096,-	
00001C30				1636+	DS	0FD	
00001C30		00001C30		1637+	USING	*,R5	base for test data and test routine
00001C30	00001C68			1638+T24	DC	A(X24)	address of test routine
00001C34	0018			1639+	DC	H'24'	test number
00001C36	00			1640+	DC	X'00'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001C37	D3E7C1C2 40404040			1641+	DC	CL8'LXAB'	instruction name
00001C40	00001CA0			1642+	DC	A(RE24+8)	address of R2 source
00001C44	00001CA8			1643+	DC	A(RE24+16)	address of R3 source
00001C48	00000008			1644+	DC	A(8)	result length
00001C4C	00001C98			1645+REA24	DC	A(RE24)	result address
00001C50	00000000 00000000			1646+	DS	FD	gap
00001C58	00000000 00000000			1647+R1024	DS	D	R1 output
00001C60	00000000 00000000			1648+	DS	FD	gap
				1649+*			
00001C68				1650+X24	DS	0F	
00001C68	E310 8E88 0004		00001088	1651+	LG	R1,R1FUDGE	
00001C6E	B982 0033			1652+	XGR	3,3	
00001C72	5830 5010		00000010	1653+	L	3,X2ADDR	load x2 source address
00001C76	E333 0000 0004		00000000	1654+	LG	3,0(3)	load source
00001C7C	B982 0044			1655+	XGR	4,4	
00001C80	5840 5014		00000014	1656+	L	4,B2ADDR	load b2 source address
00001C84	E344 0000 0004		00000000	1657+	LG	4,0(4)	load source
00001C8A				1660+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00001C8A	E3			1661+	DC	XL1'E3'	LLXA../LLXA.
00001C8B	13			1662+	DC	HL1'19'	r1, x2
00001C8C	4000			1663+	DC	HL2'16384'	b2, dxl2
00001C8E	FF			1664+	DC	HL1'-1'	dxh2
00001C8F	60			1665+	DC	XL1'60'	LLXA../LLXA.. opcode
00001C90	E310 5028 0024		00001C58	1666+	STG	R1,R1024	save R1 output
00001C96	07FB			1667+	BR	R11	return
00001C98				1668+RE24	DC	0F	xl8 expected result
00001C98				1669+	DROP	R5	
00001C98	AAAAAAAA AAAA9BAA			1670	DC	XL8'AAAA AAAA AAAA 9BAA'	result
00001CA0	AAAA0000 00000100			1671	DC	XL8'AAAA 0000 0000 0100'	X2
00001CA8	AAAAAAAA AAAAAAAAAA			1672	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1673			
				1674 *			
				1675 * B2 defined; X2 defined - negative			
				1676 *			
				1677	RXY_C	LXAB,3,4,0,+	
00001CB0				1678+	DS	0FD	
00001CB0		00001CB0		1679+	USING	*,R5	base for test data and test routine
00001CB0	00001CE8			1680+T25	DC	A(X25)	address of test routine
00001CB4	0019			1681+	DC	H'25'	test number
00001CB6	00			1682+	DC	X'00'	
00001CB7	D3E7C1C2 40404040			1683+	DC	CL8'LXAB'	instruction name
00001CC0	00001D20			1684+	DC	A(RE25+8)	address of R2 source
00001CC4	00001D28			1685+	DC	A(RE25+16)	address of R3 source
00001CC8	00000008			1686+	DC	A(8)	result length
00001CCC	00001D18			1687+REA25	DC	A(RE25)	result address
00001CD0	00000000 00000000			1688+	DS	FD	gap
00001CD8	00000000 00000000			1689+R1025	DS	D	R1 output
00001CE0	00000000 00000000			1690+	DS	FD	gap
				1691+*			
00001CE8				1692+X25	DS	0F	
00001CE8	E310 8E88 0004		00001088	1693+	LG	R1,R1FUDGE	
00001CEE	B982 0033			1694+	XGR	3,3	
00001CF2	5830 5010		00000010	1695+	L	3,X2ADDR	load x2 source address
00001CF6	E333 0000 0004		00000000	1696+	LG	3,0(3)	load source
00001CFC	B982 0044			1697+	XGR	4,4	
00001D00	5840 5014		00000014	1698+	L	4,B2ADDR	load b2 source address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001D04	E344 0000 0004		00000000	1699+	LG	4,0(4)	load source
00001D0A				1702+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00001D0A	E3			1703+	DC	XL1'E3'	LLXA../LLXA.
00001D0B	13			1704+	DC	HL1'19'	r1, x2
00001D0C	4000			1705+	DC	HL2'16384'	b2, dx12
00001D0E	00			1706+	DC	HL1'0'	dxh2
00001D0F	60			1707+	DC	XL1'60'	LLXA../LLXA.. opcode
00001D10	E310 5028 0024		00001CD8	1708+	STG	R1,R1025	save R1 output
00001D16	07FB			1709+	BR	R11	return
00001D18				1710+RE25	DC	0F	xl8 expected result
00001D18				1711+	DROP	R5	
00001D18	AAAAAAAA AAAAAA9AA			1712	DC	XL8'AAAA AAAA AAAA A9AA'	result
00001D20	AAAA0000 FFFFFFF00			1713	DC	XL8'AAAA 0000 FFFF FF00'	X2
00001D28	AAAAAAAA AAAAAAAA			1714	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1715			
				1716	RXY_C	LXAB,3,4,1,+	
00001D30				1717+	DS	0FD	
00001D30		00001D30		1718+	USING	*,R5	base for test data and test routine
00001D30	00001D68			1719+T26	DC	A(X26)	address of test routine
00001D34	001A			1720+	DC	H'26'	test number
00001D36	00			1721+	DC	X'00'	
00001D37	D3E7C1C2 40404040			1722+	DC	CL8'LXAB'	instruction name
00001D40	00001DA0			1723+	DC	A(RE26+8)	address of R2 source
00001D44	00001DA8			1724+	DC	A(RE26+16)	address of R3 source
00001D48	00000008			1725+	DC	A(8)	result length
00001D4C	00001D98			1726+REA26	DC	A(RE26)	result address
00001D50	00000000 00000000			1727+	DS	FD	gap
00001D58	00000000 00000000			1728+R1026	DS	D	R1 output
00001D60	00000000 00000000			1729+	DS	FD	gap
				1730+*			
00001D68				1731+X26	DS	0F	
00001D68	E310 8E88 0004		00001088	1732+	LG	R1,R1FUDGE	
00001D6E	B982 0033			1733+	XGR	3,3	
00001D72	5830 5010		00000010	1734+	L	3,X2ADDR	load x2 source address
00001D76	E333 0000 0004		00000000	1735+	LG	3,0(3)	load source
00001D7C	B982 0044			1736+	XGR	4,4	
00001D80	5840 5014		00000014	1737+	L	4,B2ADDR	load b2 source address
00001D84	E344 0000 0004		00000000	1738+	LG	4,0(4)	load source
00001D8A				1741+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00001D8A	E3			1742+	DC	XL1'E3'	LLXA../LLXA.
00001D8B	13			1743+	DC	HL1'19'	r1, x2
00001D8C	4001			1744+	DC	HL2'16385'	b2, dx12
00001D8E	00			1745+	DC	HL1'0'	dxh2
00001D8F	60			1746+	DC	XL1'60'	LLXA../LLXA.. opcode
00001D90	E310 5028 0024		00001D58	1747+	STG	R1,R1026	save R1 output
00001D96	07FB			1748+	BR	R11	return
00001D98				1749+RE26	DC	0F	xl8 expected result
00001D98				1750+	DROP	R5	
00001D98	AAAAAAAA AAAAAA9AB			1751	DC	XL8'AAAA AAAA AAAA A9AB'	result
00001DA0	AAAA0000 FFFFFFF00			1752	DC	XL8'AAAA 0000 FFFF FF00'	X2
00001DA8	AAAAAAAA AAAAAAAA			1753	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1754			
				1755	RXY_C	LXAB,3,4,4096,+	
00001DB0				1756+	DS	0FD	
00001DB0		00001DB0		1757+	USING	*,R5	base for test data and test routine
00001DB0	00001DE8			1758+T27	DC	A(X27)	address of test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001DB4	001B			1759+	DC	H'27'	test number
00001DB6	00			1760+	DC	X'00'	
00001DB7	D3E7C1C2 40404040			1761+	DC	CL8'LXAB'	instruction name
00001DC0	00001E20			1762+	DC	A(RE27+8)	address of R2 source
00001DC4	00001E28			1763+	DC	A(RE27+16)	address of R3 source
00001DC8	00000008			1764+	DC	A(8)	result length
00001DCC	00001E18			1765+REA27	DC	A(RE27)	result address
00001DD0	00000000 00000000			1766+	DS	FD	gap
00001DD8	00000000 00000000			1767+R1027	DS	D	R1 output
00001DE0	00000000 00000000			1768+	DS	FD	gap
				1769+*			
00001DE8				1770+X27	DS	0F	
00001DE8	E310 8E88 0004		00001088	1771+	LG	R1,R1FUDGE	
00001DEE	B982 0033			1772+	XGR	3,3	
00001DF2	5830 5010		00000010	1773+	L	3,X2ADDR	load x2 source address
00001DF6	E333 0000 0004		00000000	1774+	LG	3,0(3)	load source
00001DFC	B982 0044			1775+	XGR	4,4	
00001E00	5840 5014		00000014	1776+	L	4,B2ADDR	load b2 source address
00001E04	E344 0000 0004		00000000	1777+	LG	4,0(4)	load source
00001E0A				1780+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00001E0A	E3			1781+	DC	XL1'E3'	LLXA../LLXA.
00001E0B	13			1782+	DC	HL1'19'	r1, x2
00001E0C	4000			1783+	DC	HL2'16384'	b2, dxl2
00001E0E	01			1784+	DC	HL1'1'	dxh2
00001E0F	60			1785+	DC	XL1'60'	LLXA../LLXA.. opcode
00001E10	E310 5028 0024		00001DD8	1786+	STG	R1,R1027	save R1 output
00001E16	07FB			1787+	BR	R11	return
00001E18				1788+RE27	DC	0F	xl8 expected result
00001E18				1789+	DROP	R5	
00001E18	AAAAAAAA AAAAB9AA			1790	DC	XL8'AAAA AAAA AAAA B9AA'	result
00001E20	AAAA0000 FFFFFFF00			1791	DC	XL8'AAAA 0000 FFFF FF00'	X2
00001E28	AAAAAAAA AAAAAAAAAA			1792	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1793			
				1794	RXY_C	LXAB,3,4,1,-	
00001E30				1795+	DS	0FD	
00001E30		00001E30		1796+	USING	*,R5	base for test data and test routine
00001E30	00001E68			1797+T28	DC	A(X28)	address of test routine
00001E34	001C			1798+	DC	H'28'	test number
00001E36	00			1799+	DC	X'00'	
00001E37	D3E7C1C2 40404040			1800+	DC	CL8'LXAB'	instruction name
00001E40	00001EA0			1801+	DC	A(RE28+8)	address of R2 source
00001E44	00001EA8			1802+	DC	A(RE28+16)	address of R3 source
00001E48	00000008			1803+	DC	A(8)	result length
00001E4C	00001E98			1804+REA28	DC	A(RE28)	result address
00001E50	00000000 00000000			1805+	DS	FD	gap
00001E58	00000000 00000000			1806+R1028	DS	D	R1 output
00001E60	00000000 00000000			1807+	DS	FD	gap
				1808+*			
00001E68				1809+X28	DS	0F	
00001E68	E310 8E88 0004		00001088	1810+	LG	R1,R1FUDGE	
00001E6E	B982 0033			1811+	XGR	3,3	
00001E72	5830 5010		00000010	1812+	L	3,X2ADDR	load x2 source address
00001E76	E333 0000 0004		00000000	1813+	LG	3,0(3)	load source
00001E7C	B982 0044			1814+	XGR	4,4	
00001E80	5840 5014		00000014	1815+	L	4,B2ADDR	load b2 source address
00001E84	E344 0000 0004		00000000	1816+	LG	4,0(4)	load source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001E8A				1819+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00001E8A	E3			1820+	DC	XL1'E3'	LLXA../LLXA.
00001E8B	13			1821+	DC	HL1'19'	r1, x2
00001E8C	4FFF			1822+	DC	HL2'-4294946817'	b2, dxl2
00001E8E	FF			1823+	DC	HL1'255'	dxh2
00001E8F	60			1824+	DC	XL1'60'	LLXA../LLXA.. opcode
00001E90	E310 5028 0024		00001E58	1825+	STG	R1,R1028	save R1 output
00001E96	07FB			1826+	BR	R11	return
00001E98				1827+RE28	DC	0F	xl8 expected result
00001E98				1828+	DROP	R5	
00001E98	AAAAAAAA AAAAA9A9			1829	DC	XL8'AAAA AAAA AAAA A9A9'	result
00001EA0	AAAA0000 FFFFFFF00			1830	DC	XL8'AAAA 0000 FFFF FF00'	X2
00001EA8	AAAAAAAA AAAAAAAAA			1831	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1832			
				1833	RXY_C	LXAB,3,4,4096,-	
00001EB0				1834+	DS	0FD	
00001EB0		00001EB0		1835+	USING	*,R5	base for test data and test routine
00001EB0	00001EE8			1836+T29	DC	A(X29)	address of test routine
00001EB4	001D			1837+	DC	H'29'	test number
00001EB6	00			1838+	DC	X'00'	
00001EB7	D3E7C1C2 40404040			1839+	DC	CL8'LXAB'	instruction name
00001EC0	00001F20			1840+	DC	A(RE29+8)	address of R2 source
00001EC4	00001F28			1841+	DC	A(RE29+16)	address of R3 source
00001EC8	00000008			1842+	DC	A(8)	result length
00001ECC	00001F18			1843+REA29	DC	A(RE29)	result address
00001ED0	00000000 00000000			1844+	DS	FD	gap
00001ED8	00000000 00000000			1845+R1029	DS	D	R1 output
00001EE0	00000000 00000000			1846+	DS	FD	gap
				1847+*			
00001EE8				1848+X29	DS	0F	
00001EE8	E310 8E88 0004		00001088	1849+	LG	R1,R1FUDGE	
00001EEE	B982 0033			1850+	XGR	3,3	
00001EF2	5830 5010		00000010	1851+	L	3,X2ADDR	load x2 source address
00001EF6	E333 0000 0004		00000000	1852+	LG	3,0(3)	load source
00001EFC	B982 0044			1853+	XGR	4,4	
00001F00	5840 5014		00000014	1854+	L	4,B2ADDR	load b2 source address
00001F04	E344 0000 0004		00000000	1855+	LG	4,0(4)	load source
00001F0A				1858+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00001F0A	E3			1859+	DC	XL1'E3'	LLXA../LLXA.
00001F0B	13			1860+	DC	HL1'19'	r1, x2
00001F0C	4000			1861+	DC	HL2'16384'	b2, dxl2
00001F0E	FF			1862+	DC	HL1'-1'	dxh2
00001F0F	60			1863+	DC	XL1'60'	LLXA../LLXA.. opcode
00001F10	E310 5028 0024		00001ED8	1864+	STG	R1,R1029	save R1 output
00001F16	07FB			1865+	BR	R11	return
00001F18				1866+RE29	DC	0F	xl8 expected result
00001F18				1867+	DROP	R5	
00001F18	AAAAAAAA AAAA99AA			1868	DC	XL8'AAAA AAAA AAAA 99AA'	result
00001F20	AAAA0000 FFFFFFF00			1869	DC	XL8'AAAA 0000 FFFF FF00'	X2
00001F28	AAAAAAAA AAAAAAAAA			1870	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1871			
				1872	*	-----	
				1873	*	LLXAB - load logical indexed address (shift left 0)	
				1874	*	-----	
				1875	*		
				1876	RXY_C	LLXAB,0,0,1,+	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001F30				1877+	DS	0FD	
00001F30		00001F30		1878+	USING	*,R5	base for test data and test routine
00001F30	00001F68			1879+T30	DC	A(X30)	address of test routine
00001F34	001E			1880+	DC	H'30'	test number
00001F36	00			1881+	DC	X'00'	
00001F37	D3D3E7C1 C2404040			1882+	DC	CL8'LLXAB'	instruction name
00001F40	00001FA0			1883+	DC	A(RE30+8)	address of R2 source
00001F44	00001FA8			1884+	DC	A(RE30+16)	address of R3 source
00001F48	00000008			1885+	DC	A(8)	result length
00001F4C	00001F98			1886+REA30	DC	A(RE30)	result address
00001F50	00000000 00000000			1887+	DS	FD	gap
00001F58	00000000 00000000			1888+R1030	DS	D	R1 output
00001F60	00000000 00000000			1889+	DS	FD	gap
				1890+*			
00001F68				1891+X30	DS	0F	
00001F68	E310 8E88 0004		00001088	1892+	LG	R1,R1FUDGE	
00001F6E	B982 0000			1893+	XGR	0,0	
00001F72	5800 5010		00000010	1894+	L	0,X2ADDR	load x2 source address
00001F76	E300 0000 0004		00000000	1895+	LG	0,0(0)	load source
00001F7C	B982 0000			1896+	XGR	0,0	
00001F80	5800 5014		00000014	1897+	L	0,B2ADDR	load b2 source address
00001F84	E300 0000 0004		00000000	1898+	LG	0,0(0)	load source
00001F8A				1901+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00001F8A	E3			1902+	DC	XL1'E3'	LLXA../LLXA.
00001F8B	10			1903+	DC	HL1'16'	r1, x2
00001F8C	0001			1904+	DC	HL2'1'	b2, dxl2
00001F8E	00			1905+	DC	HL1'0'	dxh2
00001F8F	61			1906+	DC	XL1'61'	LLXA../LLXA.. opcode
00001F90	E310 5028 0024		00001F58	1907+	STG	R1,R1030	save R1 output
00001F96	07FB			1908+	BR	R11	return
00001F98				1909+RE30	DC	0F	xl8 expected result
00001F98				1910+	DROP	R5	
00001F98	00000000 00000001			1911	DC	XL8'0000 0000 0000 0001'	result
00001FA0	AAAAAAAA AAAAAAAAAA			1912	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00001FA8	AAAAAAAA AAAAAAAAAA			1913	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1914			
00001FB0				1915	RXY_C	LLXAB,0,0,4096,+	
00001FB0		00001FB0		1916+	DS	0FD	
00001FB0	00001FE8			1917+	USING	*,R5	base for test data and test routine
00001FB4	001F			1918+T31	DC	A(X31)	address of test routine
00001FB6	00			1919+	DC	H'31'	test number
00001FB7	D3D3E7C1 C2404040			1920+	DC	X'00'	
00001FC0	00002020			1921+	DC	CL8'LLXAB'	instruction name
00001FC4	00002028			1922+	DC	A(RE31+8)	address of R2 source
00001FC8	00000008			1923+	DC	A(RE31+16)	address of R3 source
00001FCC	00002018			1924+	DC	A(8)	result length
00001FD0	00000000 00000000			1925+REA31	DC	A(RE31)	result address
00001FD8	00000000 00000000			1926+	DS	FD	gap
00001FE0	00000000 00000000			1927+R1031	DS	D	R1 output
				1928+	DS	FD	gap
				1929+*			
00001FE8				1930+X31	DS	0F	
00001FE8	E310 8E88 0004		00001088	1931+	LG	R1,R1FUDGE	
00001FEE	B982 0000			1932+	XGR	0,0	
00001FF2	5800 5010		00000010	1933+	L	0,X2ADDR	load x2 source address
00001FF6	E300 0000 0004		00000000	1934+	LG	0,0(0)	load source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001FFC	B982 0000			1935+	XGR	0,0	
00002000	5800 5014		00000014	1936+	L	0,B2ADDR	load b2 source address
00002004	E300 0000 0004		00000000	1937+	LG	0,0(0)	load source
0000200A				1940+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000200A	E3			1941+	DC	XL1'E3'	LLXA../LLXA.
0000200B	10			1942+	DC	HL1'16'	r1, x2
0000200C	0000			1943+	DC	HL2'0'	b2, dxl2
0000200E	01			1944+	DC	HL1'1'	dxh2
0000200F	61			1945+	DC	XL1'61'	LLXA../LLXA.. opcode
00002010	E310 5028 0024		00001FD8	1946+	STG	R1,R1031	save R1 output
00002016	07FB			1947+	BR	R11	return
00002018				1948+RE31	DC	0F	xl8 expected result
00002018				1949+	DROP	R5	
00002018	00000000 00001000			1950	DC	XL8'0000 0000 0000 1000'	result
00002020	AAAAAAAA AAAAAAAAAA			1951	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00002028	AAAAAAAA AAAAAAAAAA			1952	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1953			
00002030				1954	RXY_C	LLXAB,0,0,1,-	
00002030		00002030		1955+	DS	0FD	
00002030	00002068			1956+	USING	*,R5	base for test data and test routine
00002034	0020			1957+T32	DC	A(X32)	address of test routine
00002036	00			1958+	DC	H'32'	test number
00002036	00			1959+	DC	X'00'	
00002037	D3D3E7C1 C2404040			1960+	DC	CL8'LLXAB'	instruction name
00002040	000020A0			1961+	DC	A(RE32+8)	address of R2 source
00002044	000020A8			1962+	DC	A(RE32+16)	address of R3 source
00002048	00000008			1963+	DC	A(8)	result length
0000204C	00002098			1964+REA32	DC	A(RE32)	result address
00002050	00000000 00000000			1965+	DS	FD	gap
00002058	00000000 00000000			1966+R1032	DS	D	R1 output
00002060	00000000 00000000			1967+	DS	FD	gap
				1968+*			
00002068				1969+X32	DS	0F	
00002068	E310 8E88 0004		00001088	1970+	LG	R1,R1FUDGE	
0000206E	B982 0000			1971+	XGR	0,0	
00002072	5800 5010		00000010	1972+	L	0,X2ADDR	load x2 source address
00002076	E300 0000 0004		00000000	1973+	LG	0,0(0)	load source
0000207C	B982 0000			1974+	XGR	0,0	
00002080	5800 5014		00000014	1975+	L	0,B2ADDR	load b2 source address
00002084	E300 0000 0004		00000000	1976+	LG	0,0(0)	load source
0000208A				1979+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000208A	E3			1980+	DC	XL1'E3'	LLXA../LLXA.
0000208B	10			1981+	DC	HL1'16'	r1, x2
0000208C	0FFF			1982+	DC	HL2'-4294963201'	b2, dxl2
0000208E	FF			1983+	DC	HL1'255'	dxh2
0000208F	61			1984+	DC	XL1'61'	LLXA../LLXA.. opcode
00002090	E310 5028 0024		00002058	1985+	STG	R1,R1032	save R1 output
00002096	07FB			1986+	BR	R11	return
00002098				1987+RE32	DC	0F	xl8 expected result
00002098				1988+	DROP	R5	
00002098	00000000 FFFFFFFF			1989	DC	XL8'0000 0000 FFFF FFFF'	result
000020A0	AAAAAAAA AAAAAAAAAA			1990	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000020A8	AAAAAAAA AAAAAAAAAA			1991	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				1992			
				1993	RXY_C	LLXAB,0,0,4096,-	
000020B0				1994+	DS	0FD	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000020B0		000020B0		1995+	USING *,R5	base for test data and test routine
000020B0	000020E8			1996+T33	DC A(X33)	address of test routine
000020B4	0021			1997+	DC H'33'	test number
000020B6	00			1998+	DC X'00'	
000020B7	D3D3E7C1 C2404040			1999+	DC CL8'LLXAB'	instruction name
000020C0	00002120			2000+	DC A(RE33+8)	address of R2 source
000020C4	00002128			2001+	DC A(RE33+16)	address of R3 source
000020C8	00000008			2002+	DC A(8)	result length
000020CC	00002118			2003+REA33	DC A(RE33)	result address
000020D0	00000000 00000000			2004+	DS FD	gap
000020D8	00000000 00000000			2005+R1033	DS D	R1 output
000020E0	00000000 00000000			2006+	DS FD	gap
				2007+*		
000020E8				2008+X33	DS 0F	
000020E8	E310 8E88 0004		00001088	2009+	LG R1,R1FUDGE	
000020EE	B982 0000			2010+	XGR 0,0	
000020F2	5800 5010		00000010	2011+	L 0,X2ADDR	load x2 source address
000020F6	E300 0000 0004		00000000	2012+	LG 0,0(0)	load source
000020FC	B982 0000			2013+	XGR 0,0	
00002100	5800 5014		00000014	2014+	L 0,B2ADDR	load b2 source address
00002104	E300 0000 0004		00000000	2015+	LG 0,0(0)	load source
0000210A				2018+	DS 0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000210A	E3			2019+	DC XL1'E3'	LLXA../LLXA.
0000210B	10			2020+	DC HL1'16'	r1, x2
0000210C	0000			2021+	DC HL2'0'	b2, dxl2
0000210E	FF			2022+	DC HL1'-1'	dxh2
0000210F	61			2023+	DC XL1'61'	LLXA../LLXA.. opcode
00002110	E310 5028 0024		000020D8	2024+	STG R1,R1033	save R1 output
00002116	07FB			2025+	BR R11	return
00002118				2026+RE33	DC 0F	xl8 expected result
00002118				2027+	DROP R5	
00002118	00000000 FFFFF000			2028	DC XL8'0000 0000 FFFF F000'	result
00002120	AAAAAAAA AAAAAAAAAA			2029	DC XL8'AAAA AAAA AAAA AAAA'	X2
00002128	AAAAAAAA AAAAAAAAAA			2030	DC XL8'AAAA AAAA AAAA AAAA'	b2
				2031		
				2032 *		
				2033 * X2 defined - positive		
				2034 *		
				2035	RXY_C LLXAB,3,0,0,+	
00002130				2036+	DS 0FD	
00002130		00002130		2037+	USING *,R5	base for test data and test routine
00002130	00002168			2038+T34	DC A(X34)	address of test routine
00002134	0022			2039+	DC H'34'	test number
00002136	00			2040+	DC X'00'	
00002137	D3D3E7C1 C2404040			2041+	DC CL8'LLXAB'	instruction name
00002140	000021A0			2042+	DC A(RE34+8)	address of R2 source
00002144	000021A8			2043+	DC A(RE34+16)	address of R3 source
00002148	00000008			2044+	DC A(8)	result length
0000214C	00002198			2045+REA34	DC A(RE34)	result address
00002150	00000000 00000000			2046+	DS FD	gap
00002158	00000000 00000000			2047+R1034	DS D	R1 output
00002160	00000000 00000000			2048+	DS FD	gap
				2049+*		
00002168				2050+X34	DS 0F	
00002168	E310 8E88 0004		00001088	2051+	LG R1,R1FUDGE	
0000216E	B982 0033			2052+	XGR 3,3	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002172	5830 5010		00000010	2053+	L	3,X2ADDR	load x2 source address
00002176	E333 0000 0004		00000000	2054+	LG	3,0(3)	load source
0000217C	B982 0000			2055+	XGR	0,0	
00002180	5800 5014		00000014	2056+	L	0,B2ADDR	load b2 source address
00002184	E300 0000 0004		00000000	2057+	LG	0,0(0)	load source
0000218A				2060+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000218A	E3			2061+	DC	XL1'E3'	LLXA../LLXA.
0000218B	13			2062+	DC	HL1'19'	r1, x2
0000218C	0000			2063+	DC	HL2'0'	b2, dxl2
0000218E	00			2064+	DC	HL1'0'	dxh2
0000218F	61			2065+	DC	XL1'61'	LLXA../LLXA.. opcode
00002190	E310 5028 0024		00002158	2066+	STG	R1,R1034	save R1 output
00002196	07FB			2067+	BR	R11	return
00002198				2068+RE34	DC	0F	xl8 expected result
00002198				2069+	DROP	R5	
00002198	00000000 00000100			2070	DC	XL8'0000 0000 0000 0100'	result
000021A0	AAAA0000 00000100			2071	DC	XL8'AAAA 0000 0000 0100'	X2
000021A8	AAAAAAAA AAAAAAAAAA			2072	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				2073			
				2074	RXY_C	LLXAB,3,0,1,+	
000021B0				2075+	DS	0FD	
000021B0		000021B0		2076+	USING	*,R5	base for test data and test routine
000021B0	000021E8			2077+T35	DC	A(X35)	address of test routine
000021B4	0023			2078+	DC	H'35'	test number
000021B6	00			2079+	DC	X'00'	
000021B7	D3D3E7C1 C2404040			2080+	DC	CL8'LLXAB'	instruction name
000021C0	00002220			2081+	DC	A(RE35+8)	address of R2 source
000021C4	00002228			2082+	DC	A(RE35+16)	address of R3 source
000021C8	00000008			2083+	DC	A(8)	result length
000021CC	00002218			2084+REA35	DC	A(RE35)	result address
000021D0	00000000 00000000			2085+	DS	FD	gap
000021D8	00000000 00000000			2086+R1035	DS	D	R1 output
000021E0	00000000 00000000			2087+	DS	FD	gap
				2088+*			
000021E8				2089+X35	DS	0F	
000021E8	E310 8E88 0004		00001088	2090+	LG	R1,R1FUDGE	
000021EE	B982 0033			2091+	XGR	3,3	
000021F2	5830 5010		00000010	2092+	L	3,X2ADDR	load x2 source address
000021F6	E333 0000 0004		00000000	2093+	LG	3,0(3)	load source
000021FC	B982 0000			2094+	XGR	0,0	
00002200	5800 5014		00000014	2095+	L	0,B2ADDR	load b2 source address
00002204	E300 0000 0004		00000000	2096+	LG	0,0(0)	load source
0000220A				2099+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000220A	E3			2100+	DC	XL1'E3'	LLXA../LLXA.
0000220B	13			2101+	DC	HL1'19'	r1, x2
0000220C	0001			2102+	DC	HL2'1'	b2, dxl2
0000220E	00			2103+	DC	HL1'0'	dxh2
0000220F	61			2104+	DC	XL1'61'	LLXA../LLXA.. opcode
00002210	E310 5028 0024		000021D8	2105+	STG	R1,R1035	save R1 output
00002216	07FB			2106+	BR	R11	return
00002218				2107+RE35	DC	0F	xl8 expected result
00002218				2108+	DROP	R5	
00002218	00000000 00000101			2109	DC	XL8'0000 0000 0000 0101'	result
00002220	AAAA0000 00000100			2110	DC	XL8'AAAA 0000 0000 0100'	X2
00002228	AAAAAAAA AAAAAAAAAA			2111	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				2112			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00002230				2113	RXY_C	LLXAB, 3, 0, 4096, +
00002230		00002230		2114+	DS	0FD
00002230	00002268			2115+	USING	*, R5
00002234	0024			2116+T36	DC	A(X36)
00002236	00			2117+	DC	H'36'
00002237	D3D3E7C1 C2404040			2118+	DC	X'00'
00002240	000022A0			2119+	DC	CL8'LLXAB'
00002244	000022A8			2120+	DC	A(RE36+8)
00002248	00000008			2121+	DC	A(RE36+16)
0000224C	00002298			2122+	DC	A(8)
00002250	00000000 00000000			2123+REA36	DC	A(RE36)
00002258	00000000 00000000			2124+	DS	FD
00002260	00000000 00000000			2125+R1036	DS	D
				2126+	DS	FD
				2127+*		
00002268				2128+X36	DS	0F
00002268	E310 8E88 0004		00001088	2129+	LG	R1, R1FUDGE
0000226E	B982 0033			2130+	XGR	3, 3
00002272	5830 5010		00000010	2131+	L	3, X2ADDR
00002276	E333 0000 0004		00000000	2132+	LG	3, 0(3)
0000227C	B982 0000			2133+	XGR	0, 0
00002280	5800 5014		00000014	2134+	L	0, B2ADDR
00002284	E300 0000 0004		00000000	2135+	LG	0, 0(0)
0000228A				2138+	DS	0H
0000228A	E3			2139+	DC	XL1'E3'
0000228B	13			2140+	DC	HL1'19'
0000228C	0000			2141+	DC	HL2'0'
0000228E	01			2142+	DC	HL1'1'
0000228F	61			2143+	DC	XL1'61'
00002290	E310 5028 0024		00002258	2144+	STG	R1, R1036
00002296	07FB			2145+	BR	R11
00002298				2146+RE36	DC	0F
00002298				2147+	DROP	R5
00002298	00000000 00001100			2148	DC	XL8'0000 0000 0000 1100'
000022A0	AAAA0000 00000100			2149	DC	XL8'AAAA 0000 0000 0100'
000022A8	AAAAAAAA AAAAAAAAAA			2150	DC	XL8'AAAA AAAA AAAA AAAA'
				2151		
				2152	RXY_C	LLXAB, 3, 0, 1, -
000022B0				2153+	DS	0FD
000022B0		000022B0		2154+	USING	*, R5
000022B0	000022E8			2155+T37	DC	A(X37)
000022B4	0025			2156+	DC	H'37'
000022B6	00			2157+	DC	X'00'
000022B7	D3D3E7C1 C2404040			2158+	DC	CL8'LLXAB'
000022C0	00002320			2159+	DC	A(RE37+8)
000022C4	00002328			2160+	DC	A(RE37+16)
000022C8	00000008			2161+	DC	A(8)
000022CC	00002318			2162+REA37	DC	A(RE37)
000022D0	00000000 00000000			2163+	DS	FD
000022D8	00000000 00000000			2164+R1037	DS	D
000022E0	00000000 00000000			2165+	DS	FD
				2166+*		
000022E8				2167+X37	DS	0F
000022E8	E310 8E88 0004		00001088	2168+	LG	R1, R1FUDGE
000022EE	B982 0033			2169+	XGR	3, 3
000022F2	5830 5010		00000010	2170+	L	3, X2ADDR

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000022F6	E333 0000 0004		00000000	2171+	LG	3,0(3)	load source	
000022FC	B982 0000			2172+	XGR	0,0		
00002300	5800 5014		00000014	2173+	L	0,B2ADDR	load b2 source address	
00002304	E300 0000 0004		00000000	2174+	LG	0,0(0)	load source	
0000230A				2177+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)	
0000230A	E3			2178+	DC	XL1'E3'	LLXA../LLXA.	
0000230B	13			2179+	DC	HL1'19'	r1, x2	
0000230C	0FFF			2180+	DC	HL2'-4294963201'	b2, dxl2	
0000230E	FF			2181+	DC	HL1'255'	dxh2	
0000230F	61			2182+	DC	XL1'61'	LLXA../LLXA.. opcode	
00002310	E310 5028 0024		000022D8	2183+	STG	R1,R1037	save R1 output	
00002316	07FB			2184+	BR	R11	return	
00002318				2185+RE37	DC	0F	xl8 expected result	
00002318	00000000 000000FF			2186+	DROP	R5		
00002318				2187	DC	XL8'0000 0000 0000 00FF'	result	
00002320	AAAA0000 00000100			2188	DC	XL8'AAAA 0000 0000 0100'	X2	
00002328	AAAAAAAA AAAAAAAAAA			2189	DC	XL8'AAAA AAAA AAAA AAAA'	b2	
				2190				
00002330				2191	RXY_C	LLXAB,3,0,4096,-		
00002330		00002330		2192+	DS	0FD		
00002330	00002368			2193+	USING	*,R5	base for test data and test routine	
00002334	0026			2194+T38	DC	A(X38)	address of test routine	
00002336	00			2195+	DC	H'38'	test number	
00002336	00			2196+	DC	X'00'		
00002337	D3D3E7C1 C2404040			2197+	DC	CL8'LLXAB'	instruction name	
00002340	000023A0			2198+	DC	A(RE38+8)	address of R2 source	
00002344	000023A8			2199+	DC	A(RE38+16)	address of R3 source	
00002348	00000008			2200+	DC	A(8)	result length	
0000234C	00002398			2201+REA38	DC	A(RE38)	result address	
00002350	00000000 00000000			2202+	DS	FD	gap	
00002358	00000000 00000000			2203+R1038	DS	D	R1 output	
00002360	00000000 00000000			2204+	DS	FD	gap	
				2205+*				
00002368				2206+X38	DS	0F		
00002368	E310 8E88 0004		00001088	2207+	LG	R1,R1FUDGE		
0000236E	B982 0033			2208+	XGR	3,3		
00002372	5830 5010		00000010	2209+	L	3,X2ADDR	load x2 source address	
00002376	E333 0000 0004		00000000	2210+	LG	3,0(3)	load source	
0000237C	B982 0000			2211+	XGR	0,0		
00002380	5800 5014		00000014	2212+	L	0,B2ADDR	load b2 source address	
00002384	E300 0000 0004		00000000	2213+	LG	0,0(0)	load source	
0000238A				2216+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)	
0000238A	E3			2217+	DC	XL1'E3'	LLXA../LLXA.	
0000238B	13			2218+	DC	HL1'19'	r1, x2	
0000238C	0000			2219+	DC	HL2'0'	b2, dxl2	
0000238E	FF			2220+	DC	HL1'-1'	dxh2	
0000238F	61			2221+	DC	XL1'61'	LLXA../LLXA.. opcode	
00002390	E310 5028 0024		00002358	2222+	STG	R1,R1038	save R1 output	
00002396	07FB			2223+	BR	R11	return	
00002398				2224+RE38	DC	0F	xl8 expected result	
00002398				2225+	DROP	R5		
00002398	00000000 FFFFF100			2226	DC	XL8'0000 0000 FFFF F100'	result	
000023A0	AAAA0000 00000100			2227	DC	XL8'AAAA 0000 0000 0100'	X2	
000023A8	AAAAAAAA AAAAAAAAAA			2228	DC	XL8'AAAA AAAA AAAA AAAA'	b2	
				2229				
				2230 *				

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				2231 * X2 defined - negative	
				2232 *	
000023B0				2233 RXY_C LLXAB,3,0,0,+	
000023B0		000023B0		2234+ DS 0FD	
000023B0	000023E8			2235+ USING *,R5	base for test data and test routine
000023B4	0027			2236+T39 DC A(X39)	address of test routine
000023B6	00			2237+ DC H'39'	test number
000023B7	D3D3E7C1 C2404040			2238+ DC X'00'	
000023C0	00002420			2239+ DC CL8'LLXAB'	instruction name
000023C4	00002428			2240+ DC A(RE39+8)	address of R2 source
000023C8	00000008			2241+ DC A(RE39+16)	address of R3 source
000023CC	00002418			2242+ DC A(8)	result length
000023D0	00000000 00000000			2243+REA39 DC A(RE39)	result address
000023D8	00000000 00000000			2244+ DS FD	gap
000023E0	00000000 00000000			2245+R1039 DS D	R1 output
				2246+ DS FD	gap
				2247+*	
000023E8				2248+X39 DS 0F	
000023E8	E310 8E88 0004		00001088	2249+ LG R1,R1FUDGE	
000023EE	B982 0033			2250+ XGR 3,3	
000023F2	5830 5010		00000010	2251+ L 3,X2ADDR	load x2 source address
000023F6	E333 0000 0004		00000000	2252+ LG 3,0(3)	load source
000023FC	B982 0000			2253+ XGR 0,0	
00002400	5800 5014		00000014	2254+ L 0,B2ADDR	load b2 source address
00002404	E300 0000 0004		00000000	2255+ LG 0,0(0)	load source
0000240A				2258+ DS 0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000240A	E3			2259+ DC XL1'E3'	LLXA../LLXA.
0000240B	13			2260+ DC HL1'19'	r1, x2
0000240C	0000			2261+ DC HL2'0'	b2, dxl2
0000240E	00			2262+ DC HL1'0'	dxh2
0000240F	61			2263+ DC XL1'61'	LLXA../LLXA.. opcode
00002410	E310 5028 0024		000023D8	2264+ STG R1,R1039	save R1 output
00002416	07FB			2265+ BR R11	return
00002418				2266+RE39 DC 0F	xl8 expected result
00002418				2267+ DROP R5	
00002418	00000000 FFFFFFF00			2268 DC XL8'0000 0000 FFFF FF00'	result
00002420	AAAA0000 FFFFFFF00			2269 DC XL8'AAAA 0000 FFFF FF00'	X2
00002428	AAAAAAAA AAAAAAAAA			2270 DC XL8'AAAA AAAA AAAA AAAA'	b2
				2271	
				2272 RXY_C LLXAB,3,0,1,+	
00002430				2273+ DS 0FD	
00002430		00002430		2274+ USING *,R5	base for test data and test routine
00002430	00002468			2275+T40 DC A(X40)	address of test routine
00002434	0028			2276+ DC H'40'	test number
00002436	00			2277+ DC X'00'	
00002437	D3D3E7C1 C2404040			2278+ DC CL8'LLXAB'	instruction name
00002440	000024A0			2279+ DC A(RE40+8)	address of R2 source
00002444	000024A8			2280+ DC A(RE40+16)	address of R3 source
00002448	00000008			2281+ DC A(8)	result length
0000244C	00002498			2282+REA40 DC A(RE40)	result address
00002450	00000000 00000000			2283+ DS FD	gap
00002458	00000000 00000000			2284+R1040 DS D	R1 output
00002460	00000000 00000000			2285+ DS FD	gap
				2286+*	
00002468				2287+X40 DS 0F	
00002468	E310 8E88 0004		00001088	2288+ LG R1,R1FUDGE	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000246E	B982 0033			2289+	XGR	3, 3	
00002472	5830 5010		00000010	2290+	L	3, X2ADDR	load x2 source address
00002476	E333 0000 0004		00000000	2291+	LG	3, 0(3)	load source
0000247C	B982 0000			2292+	XGR	0, 0	
00002480	5800 5014		00000014	2293+	L	0, B2ADDR	load b2 source address
00002484	E300 0000 0004		00000000	2294+	LG	0, 0(0)	load source
0000248A				2297+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000248A	E3			2298+	DC	XL1'E3'	LLXA../LLXA.
0000248B	13			2299+	DC	HL1'19'	r1, x2
0000248C	0001			2300+	DC	HL2'1'	b2, dxl2
0000248E	00			2301+	DC	HL1'0'	dxh2
0000248F	61			2302+	DC	XL1'61'	LLXA../LLXA.. opcode
00002490	E310 5028 0024		00002458	2303+	STG	R1, R1040	save R1 output
00002496	07FB			2304+	BR	R11	return
00002498				2305+RE40	DC	0F	xl8 expected result
00002498				2306+	DROP	R5	
00002498	00000000 FFFFFFF01			2307	DC	XL8'0000 0000 FFFF FF01'	result
000024A0	AAAA0000 FFFFFFF00			2308	DC	XL8'AAAA 0000 FFFF FF00'	X2
000024A8	AAAAAAAA AAAAAAAAA			2309	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				2310			
				2311	RXY_C	LLXAB, 3, 0, 4096, +	
000024B0				2312+	DS	0FD	
000024B0		000024B0		2313+	USING	*, R5	base for test data and test routine
000024B0	000024E8			2314+T41	DC	A(X41)	address of test routine
000024B4	0029			2315+	DC	H'41'	test number
000024B6	00			2316+	DC	X'00'	
000024B7	D3D3E7C1 C2404040			2317+	DC	CL8'LLXAB'	instruction name
000024C0	00002520			2318+	DC	A(RE41+8)	address of R2 source
000024C4	00002528			2319+	DC	A(RE41+16)	address of R3 source
000024C8	00000008			2320+	DC	A(8)	result length
000024CC	00002518			2321+REA41	DC	A(RE41)	result address
000024D0	00000000 00000000			2322+	DS	FD	gap
000024D8	00000000 00000000			2323+R1041	DS	D	R1 output
000024E0	00000000 00000000			2324+	DS	FD	gap
				2325+*			
000024E8				2326+X41	DS	0F	
000024E8	E310 8E88 0004		00001088	2327+	LG	R1, R1FUDGE	
000024EE	B982 0033			2328+	XGR	3, 3	
000024F2	5830 5010		00000010	2329+	L	3, X2ADDR	load x2 source address
000024F6	E333 0000 0004		00000000	2330+	LG	3, 0(3)	load source
000024FC	B982 0000			2331+	XGR	0, 0	
00002500	5800 5014		00000014	2332+	L	0, B2ADDR	load b2 source address
00002504	E300 0000 0004		00000000	2333+	LG	0, 0(0)	load source
0000250A				2336+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000250A	E3			2337+	DC	XL1'E3'	LLXA../LLXA.
0000250B	13			2338+	DC	HL1'19'	r1, x2
0000250C	0000			2339+	DC	HL2'0'	b2, dxl2
0000250E	01			2340+	DC	HL1'1'	dxh2
0000250F	61			2341+	DC	XL1'61'	LLXA../LLXA.. opcode
00002510	E310 5028 0024		000024D8	2342+	STG	R1, R1041	save R1 output
00002516	07FB			2343+	BR	R11	return
00002518				2344+RE41	DC	0F	xl8 expected result
00002518				2345+	DROP	R5	
00002518	00000000 00000F00			2346	DC	XL8'0000 0000 0000 0F00'	result
00002520	AAAA0000 FFFFFFF00			2347	DC	XL8'AAAA 0000 FFFF FF00'	X2
00002528	AAAAAAAA AAAAAAAAA			2348	DC	XL8'AAAA AAAA AAAA AAAA'	b2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				2349	
				2350	RXY_C LLXAB,3,0,1,-
00002530				2351+	DS 0FD
00002530		00002530		2352+	USING *,R5 base for test data and test routine
00002530	00002568			2353+T42	DC A(X42) address of test routine
00002534	002A			2354+	DC H'42' test number
00002536	00			2355+	DC X'00'
00002537	D3D3E7C1 C2404040			2356+	DC CL8'LLXAB' instruction name
00002540	000025A0			2357+	DC A(RE42+8) address of R2 source
00002544	000025A8			2358+	DC A(RE42+16) address of R3 source
00002548	00000008			2359+	DC A(8) result length
0000254C	00002598			2360+REA42	DC A(RE42) result address
00002550	00000000 00000000			2361+	DS FD gap
00002558	00000000 00000000			2362+R1042	DS D R1 output
00002560	00000000 00000000			2363+	DS FD gap
				2364+*	
00002568				2365+X42	DS 0F
00002568	E310 8E88 0004		00001088	2366+	LG R1,R1FUDGE
0000256E	B982 0033			2367+	XGR 3,3
00002572	5830 5010		00000010	2368+	L 3,X2ADDR load x2 source address
00002576	E333 0000 0004		00000000	2369+	LG 3,0(3) load source
0000257C	B982 0000			2370+	XGR 0,0
00002580	5800 5014		00000014	2371+	L 0,B2ADDR load b2 source address
00002584	E300 0000 0004		00000000	2372+	LG 0,0(0) load source
0000258A				2375+	DS 0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000258A	E3			2376+	DC XL1'E3' LLXA../LLXA.
0000258B	13			2377+	DC HL1'19' r1, x2
0000258C	0FFF			2378+	DC HL2'-4294963201' b2, dxl2
0000258E	FF			2379+	DC HL1'255' dxh2
0000258F	61			2380+	DC XL1'61' LLXA../LLXA.. opcode
00002590	E310 5028 0024		00002558	2381+	STG R1,R1042 save R1 output
00002596	07FB			2382+	BR R11 return
00002598				2383+RE42	DC 0F xl8 expected result
00002598				2384+	DROP R5
00002598	00000000 FFFFFFFF			2385	DC XL8'0000 0000 FFFF FEFF' result
000025A0	AAAA0000 FFFFFFF0			2386	DC XL8'AAAA 0000 FFFF FF00' X2
000025A8	AAAAAAAA AAAAAAAAAA			2387	DC XL8'AAAA AAAA AAAA AAAA' b2
				2388	
				2389	RXY_C LLXAB,3,0,4096,-
000025B0				2390+	DS 0FD
000025B0		000025B0		2391+	USING *,R5 base for test data and test routine
000025B0	000025E8			2392+T43	DC A(X43) address of test routine
000025B4	002B			2393+	DC H'43' test number
000025B6	00			2394+	DC X'00'
000025B7	D3D3E7C1 C2404040			2395+	DC CL8'LLXAB' instruction name
000025C0	00002620			2396+	DC A(RE43+8) address of R2 source
000025C4	00002628			2397+	DC A(RE43+16) address of R3 source
000025C8	00000008			2398+	DC A(8) result length
000025CC	00002618			2399+REA43	DC A(RE43) result address
000025D0	00000000 00000000			2400+	DS FD gap
000025D8	00000000 00000000			2401+R1043	DS D R1 output
000025E0	00000000 00000000			2402+	DS FD gap
				2403+*	
000025E8				2404+X43	DS 0F
000025E8	E310 8E88 0004		00001088	2405+	LG R1,R1FUDGE
000025EE	B982 0033			2406+	XGR 3,3

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000025F2	5830 5010		00000010	2407+	L	3,X2ADDR	load x2 source address
000025F6	E333 0000 0004		00000000	2408+	LG	3,0(3)	load source
000025FC	B982 0000			2409+	XGR	0,0	
00002600	5800 5014		00000014	2410+	L	0,B2ADDR	load b2 source address
00002604	E300 0000 0004		00000000	2411+	LG	0,0(0)	load source
0000260A				2414+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000260A	E3			2415+	DC	XL1'E3'	LLXA../LLXA.
0000260B	13			2416+	DC	HL1'19'	r1, x2
0000260C	0000			2417+	DC	HL2'0'	b2, dxl2
0000260E	FF			2418+	DC	HL1'-1'	dxh2
0000260F	61			2419+	DC	XL1'61'	LLXA../LLXA.. opcode
00002610	E310 5028 0024		000025D8	2420+	STG	R1,R1043	save R1 output
00002616	07FB			2421+	BR	R11	return
00002618				2422+RE43	DC	0F	xl8 expected result
00002618				2423+	DROP	R5	
00002618	00000000 FFFFEF00			2424	DC	XL8'0000 0000 FFFF EF00'	result
00002620	AAAA0000 FFFFFFF00			2425	DC	XL8'AAAA 0000 FFFF FF00'	X2
00002628	AAAAAAAA AAAAAAAAA			2426	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				2427 *			
				2428 * B2 defined			
				2429 *			
				2430	RXY_C	LLXAB,0,4,0,+	
00002630				2431+	DS	0FD	
00002630		00002630		2432+	USING	*,R5	base for test data and test routine
00002630	00002668			2433+T44	DC	A(X44)	address of test routine
00002634	002C			2434+	DC	H'44'	test number
00002636	00			2435+	DC	X'00'	
00002637	D3D3E7C1 C2404040			2436+	DC	CL8'LLXAB'	instruction name
00002640	000026A0			2437+	DC	A(RE44+8)	address of R2 source
00002644	000026A8			2438+	DC	A(RE44+16)	address of R3 source
00002648	00000008			2439+	DC	A(8)	result length
0000264C	00002698			2440+REA44	DC	A(RE44)	result address
00002650	00000000 00000000			2441+	DS	FD	gap
00002658	00000000 00000000			2442+R1044	DS	D	R1 output
00002660	00000000 00000000			2443+	DS	FD	gap
				2444+*			
00002668				2445+X44	DS	0F	
00002668	E310 8E88 0004		00001088	2446+	LG	R1,R1FUDGE	
0000266E	B982 0000			2447+	XGR	0,0	
00002672	5800 5010		00000010	2448+	L	0,X2ADDR	load x2 source address
00002676	E300 0000 0004		00000000	2449+	LG	0,0(0)	load source
0000267C	B982 0044			2450+	XGR	4,4	
00002680	5840 5014		00000014	2451+	L	4,B2ADDR	load b2 source address
00002684	E344 0000 0004		00000000	2452+	LG	4,0(4)	load source
0000268A				2455+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000268A	E3			2456+	DC	XL1'E3'	LLXA../LLXA.
0000268B	10			2457+	DC	HL1'16'	r1, x2
0000268C	4000			2458+	DC	HL2'16384'	b2, dxl2
0000268E	00			2459+	DC	HL1'0'	dxh2
0000268F	61			2460+	DC	XL1'61'	LLXA../LLXA.. opcode
00002690	E310 5028 0024		00002658	2461+	STG	R1,R1044	save R1 output
00002696	07FB			2462+	BR	R11	return
00002698				2463+RE44	DC	0F	xl8 expected result
00002698				2464+	DROP	R5	
00002698	AAAAAAAA AAAAAAAAA			2465	DC	XL8'AAAA AAAA AAAA AAAA'	result
000026A0	AAAAAAAA AAAAAAAAA			2466	DC	XL8'AAAA AAAA AAAA AAAA'	X2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000026A8	AAAAAAAA AAAAAAAAAA			2467	DC	XL8'AAAA AAAA AAAA AAAA' b2
				2468		
000026B0				2469	RXY_C	LLXAB, 0, 4, 1, +
000026B0		000026B0		2470+	DS	0FD
000026B0	000026E8			2471+	USING	*, R5
000026B4	002D			2472+T45	DC	A(X45)
000026B6	00			2473+	DC	H'45'
000026B7	D3D3E7C1 C2404040			2474+	DC	X'00'
000026C0	00002720			2475+	DC	CL8'LLXAB'
000026C4	00002728			2476+	DC	A(RE45+8)
000026C8	00000008			2477+	DC	A(RE45+16)
000026CC	00002718			2478+	DC	A(8)
000026D0	00000000 00000000			2479+REA45	DC	A(RE45)
000026D8	00000000 00000000			2480+	DS	FD
000026E0	00000000 00000000			2481+R1045	DS	D
				2482+	DS	FD
				2483+*		
000026E8				2484+X45	DS	0F
000026E8	E310 8E88 0004		00001088	2485+	LG	R1, R1FUDGE
000026EE	B982 0000			2486+	XGR	0, 0
000026F2	5800 5010		00000010	2487+	L	0, X2ADDR
000026F6	E300 0000 0004		00000000	2488+	LG	0, 0(0)
000026FC	B982 0044			2489+	XGR	4, 4
00002700	5840 5014		00000014	2490+	L	4, B2ADDR
00002704	E344 0000 0004		00000000	2491+	LG	4, 0(4)
0000270A				2494+	DS	0H
0000270A	E3			2495+	DC	XL1'E3'
0000270B	10			2496+	DC	HL1'16'
0000270C	4001			2497+	DC	HL2'16385'
0000270E	00			2498+	DC	HL1'0'
0000270F	61			2499+	DC	XL1'61'
00002710	E310 5028 0024		000026D8	2500+	STG	R1, R1045
00002716	07FB			2501+	BR	R11
00002718				2502+RE45	DC	0F
00002718				2503+	DROP	R5
00002718	AAAAAAAA AAAAAAAB			2504	DC	XL8'AAAA AAAA AAAA AAAB' result
00002720	AAAAAAAA AAAAAAAAAA			2505	DC	XL8'AAAA AAAA AAAA AAAA' X2
00002728	AAAAAAAA AAAAAAAAAA			2506	DC	XL8'AAAA AAAA AAAA AAAA' b2
				2507		
00002730				2508	RXY_C	LLXAB, 0, 4, 4096, +
00002730		00002730		2509+	DS	0FD
00002730	00002768			2510+	USING	*, R5
00002734	002E			2511+T46	DC	A(X46)
00002736	00			2512+	DC	H'46'
00002737	D3D3E7C1 C2404040			2513+	DC	X'00'
00002740	000027A0			2514+	DC	CL8'LLXAB'
00002744	000027A8			2515+	DC	A(RE46+8)
00002748	00000008			2516+	DC	A(RE46+16)
0000274C	00002798			2517+	DC	A(8)
00002750	00000000 00000000			2518+REA46	DC	A(RE46)
00002758	00000000 00000000			2519+	DS	FD
00002760	00000000 00000000			2520+R1046	DS	D
				2521+	DS	FD
				2522+*		
00002768				2523+X46	DS	0F
00002768	E310 8E88 0004		00001088	2524+	LG	R1, R1FUDGE

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000276E	B982 0000			2525+	XGR	0,0	
00002772	5800 5010		00000010	2526+	L	0,X2ADDR	load x2 source address
00002776	E300 0000 0004		00000000	2527+	LG	0,0(0)	load source
0000277C	B982 0044			2528+	XGR	4,4	
00002780	5840 5014		00000014	2529+	L	4,B2ADDR	load b2 source address
00002784	E344 0000 0004		00000000	2530+	LG	4,0(4)	load source
0000278A				2533+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000278A	E3			2534+	DC	XL1'E3'	LLXA../LLXA.
0000278B	10			2535+	DC	HL1'16'	r1, x2
0000278C	4000			2536+	DC	HL2'16384'	b2, dxl2
0000278E	01			2537+	DC	HL1'1'	dxh2
0000278F	61			2538+	DC	XL1'61'	LLXA../LLXA.. opcode
00002790	E310 5028 0024		00002758	2539+	STG	R1,R1046	save R1 output
00002796	07FB			2540+	BR	R11	return
00002798				2541+RE46	DC	0F	xl8 expected result
00002798				2542+	DROP	R5	
00002798	AAAAAAAA AAAABAAA			2543	DC	XL8'AAAA AAAA AAAA BAAA'	result
000027A0	AAAAAAAA AAAAAAAAAA			2544	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000027A8	AAAAAAAA AAAAAAAAAA			2545	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				2546			
				2547	RXY_C	LLXAB,0,4,1,-	
000027B0				2548+	DS	0FD	
000027B0		000027B0		2549+	USING	*,R5	base for test data and test routine
000027B0	000027E8			2550+T47	DC	A(X47)	address of test routine
000027B4	002F			2551+	DC	H'47'	test number
000027B6	00			2552+	DC	X'00'	
000027B7	D3D3E7C1 C2404040			2553+	DC	CL8'LLXAB'	instruction name
000027C0	00002820			2554+	DC	A(RE47+8)	address of R2 source
000027C4	00002828			2555+	DC	A(RE47+16)	address of R3 source
000027C8	00000008			2556+	DC	A(8)	result length
000027CC	00002818			2557+REA47	DC	A(RE47)	result address
000027D0	00000000 00000000			2558+	DS	FD	gap
000027D8	00000000 00000000			2559+R1047	DS	D	R1 output
000027E0	00000000 00000000			2560+	DS	FD	gap
				2561+*			
000027E8				2562+X47	DS	0F	
000027E8	E310 8E88 0004		00001088	2563+	LG	R1,R1FUDGE	
000027EE	B982 0000			2564+	XGR	0,0	
000027F2	5800 5010		00000010	2565+	L	0,X2ADDR	load x2 source address
000027F6	E300 0000 0004		00000000	2566+	LG	0,0(0)	load source
000027FC	B982 0044			2567+	XGR	4,4	
00002800	5840 5014		00000014	2568+	L	4,B2ADDR	load b2 source address
00002804	E344 0000 0004		00000000	2569+	LG	4,0(4)	load source
0000280A				2572+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000280A	E3			2573+	DC	XL1'E3'	LLXA../LLXA.
0000280B	10			2574+	DC	HL1'16'	r1, x2
0000280C	4FFF			2575+	DC	HL2'-4294946817'	b2, dxl2
0000280E	FF			2576+	DC	HL1'255'	dxh2
0000280F	61			2577+	DC	XL1'61'	LLXA../LLXA.. opcode
00002810	E310 5028 0024		000027D8	2578+	STG	R1,R1047	save R1 output
00002816	07FB			2579+	BR	R11	return
00002818				2580+RE47	DC	0F	xl8 expected result
00002818				2581+	DROP	R5	
00002818	AAAAAAAB AAAAAAA9			2582	DC	XL8'AAAA AAAB AAAA AAA9'	result
00002820	AAAAAAAA AAAAAAAAAA			2583	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00002828	AAAAAAAA AAAAAAAAAA			2584	DC	XL8'AAAA AAAA AAAA AAAA'	b2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				2585	
				2586	RXY_C LLXAB,0,4,4096,-
00002830				2587+	DS 0FD
00002830		00002830		2588+	USING *,R5 base for test data and test routine
00002830	00002868			2589+T48	DC A(X48) address of test routine
00002834	0030			2590+	DC H'48' test number
00002836	00			2591+	DC X'00'
00002837	D3D3E7C1 C2404040			2592+	DC CL8'LLXAB' instruction name
00002840	000028A0			2593+	DC A(RE48+8) address of R2 source
00002844	000028A8			2594+	DC A(RE48+16) address of R3 source
00002848	00000008			2595+	DC A(8) result length
0000284C	00002898			2596+REA48	DC A(RE48) result address
00002850	00000000 00000000			2597+	DS FD gap
00002858	00000000 00000000			2598+R1048	DS D R1 output
00002860	00000000 00000000			2599+	DS FD gap
				2600+*	
00002868				2601+X48	DS 0F
00002868	E310 8E88 0004		00001088	2602+	LG R1,R1FUDGE
0000286E	B982 0000			2603+	XGR 0,0
00002872	5800 5010		00000010	2604+	L 0,X2ADDR load x2 source address
00002876	E300 0000 0004		00000000	2605+	LG 0,0(0) load source
0000287C	B982 0044			2606+	XGR 4,4
00002880	5840 5014		00000014	2607+	L 4,B2ADDR load b2 source address
00002884	E344 0000 0004		00000000	2608+	LG 4,0(4) load source
0000288A				2611+	DS 0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000288A	E3			2612+	DC XL1'E3' LLXA../LLXA.
0000288B	10			2613+	DC HL1'16' r1, x2
0000288C	4000			2614+	DC HL2'16384' b2, dxl2
0000288E	FF			2615+	DC HL1'-1' dxh2
0000288F	61			2616+	DC XL1'61' LLXA../LLXA.. opcode
00002890	E310 5028 0024		00002858	2617+	STG R1,R1048 save R1 output
00002896	07FB			2618+	BR R11 return
00002898				2619+RE48	DC 0F xl8 expected result
00002898				2620+	DROP R5
00002898	AAAAAAAB AAAA9AAA			2621	DC XL8'AAAA AAAB AAAA 9AAA' result
000028A0	AAAAAAAA AAAAAAAAAA			2622	DC XL8'AAAA AAAA AAAA AAAA' X2
000028A8	AAAAAAAA AAAAAAAAAA			2623	DC XL8'AAAA AAAA AAAA AAAA' b2
				2624	
				2625 *	
				2626 * B2 defined; X2 defined - positive	
				2627 *	
				2628	RXY_C LLXAB,3,4,0,+
000028B0				2629+	DS 0FD
000028B0		000028B0		2630+	USING *,R5 base for test data and test routine
000028B0	000028E8			2631+T49	DC A(X49) address of test routine
000028B4	0031			2632+	DC H'49' test number
000028B6	00			2633+	DC X'00'
000028B7	D3D3E7C1 C2404040			2634+	DC CL8'LLXAB' instruction name
000028C0	00002920			2635+	DC A(RE49+8) address of R2 source
000028C4	00002928			2636+	DC A(RE49+16) address of R3 source
000028C8	00000008			2637+	DC A(8) result length
000028CC	00002918			2638+REA49	DC A(RE49) result address
000028D0	00000000 00000000			2639+	DS FD gap
000028D8	00000000 00000000			2640+R1049	DS D R1 output
000028E0	00000000 00000000			2641+	DS FD gap
				2642+*	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000028E8				2643+X49	DS	0F	
000028E8	E310 8E88 0004		00001088	2644+	LG	R1,R1FUDGE	
000028EE	B982 0033			2645+	XGR	3,3	
000028F2	5830 5010		00000010	2646+	L	3,X2ADDR	load x2 source address
000028F6	E333 0000 0004		00000000	2647+	LG	3,0(3)	load source
000028FC	B982 0044			2648+	XGR	4,4	
00002900	5840 5014		00000014	2649+	L	4,B2ADDR	load b2 source address
00002904	E344 0000 0004		00000000	2650+	LG	4,0(4)	load source
0000290A				2653+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000290A	E3			2654+	DC	XL1'E3'	LLXA../LLXA.
0000290B	13			2655+	DC	HL1'19'	r1, x2
0000290C	4000			2656+	DC	HL2'16384'	b2, dxl2
0000290E	00			2657+	DC	HL1'0'	dxh2
0000290F	61			2658+	DC	XL1'61'	LLXA../LLXA.. opcode
00002910	E310 5028 0024		000028D8	2659+	STG	R1,R1049	save R1 output
00002916	07FB			2660+	BR	R11	return
00002918				2661+RE49	DC	0F	xl8 expected result
00002918				2662+	DROP	R5	
00002918	AAAAAAAA AAAAABAA			2663	DC	XL8'AAAA AAAA AAAA ABAA'	result
00002920	AAAA0000 00000100			2664	DC	XL8'AAAA 0000 0000 0100'	X2
00002928	AAAAAAAA AAAAAAAAAA			2665	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				2666			
				2667	RXY_C	LLXAB,3,4,1,+	
00002930				2668+	DS	0FD	
00002930		00002930		2669+	USING	*,R5	base for test data and test routine
00002930	00002968			2670+T50	DC	A(X50)	address of test routine
00002934	0032			2671+	DC	H'50'	test number
00002936	00			2672+	DC	X'00'	
00002937	D3D3E7C1 C2404040			2673+	DC	CL8'LLXAB'	instruction name
00002940	000029A0			2674+	DC	A(RE50+8)	address of R2 source
00002944	000029A8			2675+	DC	A(RE50+16)	address of R3 source
00002948	00000008			2676+	DC	A(8)	result length
0000294C	00002998			2677+REA50	DC	A(RE50)	result address
00002950	00000000 00000000			2678+	DS	FD	gap
00002958	00000000 00000000			2679+R1050	DS	D	R1 output
00002960	00000000 00000000			2680+	DS	FD	gap
				2681+*			
00002968				2682+X50	DS	0F	
00002968	E310 8E88 0004		00001088	2683+	LG	R1,R1FUDGE	
0000296E	B982 0033			2684+	XGR	3,3	
00002972	5830 5010		00000010	2685+	L	3,X2ADDR	load x2 source address
00002976	E333 0000 0004		00000000	2686+	LG	3,0(3)	load source
0000297C	B982 0044			2687+	XGR	4,4	
00002980	5840 5014		00000014	2688+	L	4,B2ADDR	load b2 source address
00002984	E344 0000 0004		00000000	2689+	LG	4,0(4)	load source
0000298A				2692+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000298A	E3			2693+	DC	XL1'E3'	LLXA../LLXA.
0000298B	13			2694+	DC	HL1'19'	r1, x2
0000298C	4001			2695+	DC	HL2'16385'	b2, dxl2
0000298E	00			2696+	DC	HL1'0'	dxh2
0000298F	61			2697+	DC	XL1'61'	LLXA../LLXA.. opcode
00002990	E310 5028 0024		00002958	2698+	STG	R1,R1050	save R1 output
00002996	07FB			2699+	BR	R11	return
00002998				2700+RE50	DC	0F	xl8 expected result
00002998				2701+	DROP	R5	
00002998	AAAAAAAA AAAAABAB			2702	DC	XL8'AAAA AAAA AAAA ABAB'	result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000029A0	AAAA0000 00000100			2703	DC	XL8'AAAA 0000 0000 0100'	X2	
000029A8	AAAAAAAA AAAAAAAAA			2704	DC	XL8'AAAA AAAA AAAA AAAA'	b2	
				2705				
				2706	RXY_C	LLXAB, 3, 4, 4096, +		
000029B0				2707+	DS	0FD		
000029B0		000029B0		2708+	USING	*, R5		base for test data and test routine
000029B0	000029E8			2709+T51	DC	A(X51)		address of test routine
000029B4	0033			2710+	DC	H'51'		test number
000029B6	00			2711+	DC	X'00'		
000029B7	D3D3E7C1 C2404040			2712+	DC	CL8'LLXAB'		instruction name
000029C0	00002A20			2713+	DC	A(RE51+8)		address of R2 source
000029C4	00002A28			2714+	DC	A(RE51+16)		address of R3 source
000029C8	00000008			2715+	DC	A(8)		result length
000029CC	00002A18			2716+REA51	DC	A(RE51)		result address
000029D0	00000000 00000000			2717+	DS	FD		gap
000029D8	00000000 00000000			2718+R1051	DS	D		R1 output
000029E0	00000000 00000000			2719+	DS	FD		gap
				2720+*				
000029E8				2721+X51	DS	0F		
000029E8	E310 8E88 0004		00001088	2722+	LG	R1, R1FUDGE		
000029EE	B982 0033			2723+	XGR	3, 3		
000029F2	5830 5010		00000010	2724+	L	3, X2ADDR		load x2 source address
000029F6	E333 0000 0004		00000000	2725+	LG	3, 0(3)		load source
000029FC	B982 0044			2726+	XGR	4, 4		
00002A00	5840 5014		00000014	2727+	L	4, B2ADDR		load b2 source address
00002A04	E344 0000 0004		00000000	2728+	LG	4, 0(4)		load source
00002A0A				2731+	DS	0H		LLXA../LLXA. r1,&dx2(&x2,&b2)
00002A0A	E3			2732+	DC	XL1'E3'		LLXA../LLXA.
00002A0B	13			2733+	DC	HL1'19'		r1, x2
00002A0C	4000			2734+	DC	HL2'16384'		b2, dxl2
00002A0E	01			2735+	DC	HL1'1'		dxh2
00002A0F	61			2736+	DC	XL1'61'		LLXA../LLXA.. opcode
00002A10	E310 5028 0024		000029D8	2737+	STG	R1, R1051		save R1 output
00002A16	07FB			2738+	BR	R11		return
00002A18				2739+RE51	DC	0F		xl8 expected result
00002A18				2740+	DROP	R5		
00002A18	AAAAAAAA AAAABBA			2741	DC	XL8'AAAA AAAA AAAA BBAA'		result
00002A20	AAAA0000 00000100			2742	DC	XL8'AAAA 0000 0000 0100'		X2
00002A28	AAAAAAAA AAAAAAAAA			2743	DC	XL8'AAAA AAAA AAAA AAAA'		b2
				2744				
				2745	RXY_C	LLXAB, 3, 4, 1, -		
00002A30				2746+	DS	0FD		
00002A30		00002A30		2747+	USING	*, R5		base for test data and test routine
00002A30	00002A68			2748+T52	DC	A(X52)		address of test routine
00002A34	0034			2749+	DC	H'52'		test number
00002A36	00			2750+	DC	X'00'		
00002A37	D3D3E7C1 C2404040			2751+	DC	CL8'LLXAB'		instruction name
00002A40	00002AA0			2752+	DC	A(RE52+8)		address of R2 source
00002A44	00002AA8			2753+	DC	A(RE52+16)		address of R3 source
00002A48	00000008			2754+	DC	A(8)		result length
00002A4C	00002A98			2755+REA52	DC	A(RE52)		result address
00002A50	00000000 00000000			2756+	DS	FD		gap
00002A58	00000000 00000000			2757+R1052	DS	D		R1 output
00002A60	00000000 00000000			2758+	DS	FD		gap
				2759+*				
00002A68				2760+X52	DS	0F		

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
00002A68	E310	8E88 0004		00001088	2761+	LG	R1,R1FUDGE	
00002A6E	B982	0033			2762+	XGR	3,3	
00002A72	5830	5010		00000010	2763+	L	3,X2ADDR	load x2 source address
00002A76	E333	0000 0004		00000000	2764+	LG	3,0(3)	load source
00002A7C	B982	0044			2765+	XGR	4,4	
00002A80	5840	5014		00000014	2766+	L	4,B2ADDR	load b2 source address
00002A84	E344	0000 0004		00000000	2767+	LG	4,0(4)	load source
00002A8A					2770+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00002A8A	E3				2771+	DC	XL1'E3'	LLXA../LLXA.
00002A8B	13				2772+	DC	HL1'19'	r1, x2
00002A8C	4FFF				2773+	DC	HL2'-4294946817'	b2, dxl2
00002A8E	FF				2774+	DC	HL1'255'	dxh2
00002A8F	61				2775+	DC	XL1'61'	LLXA../LLXA.. opcode
00002A90	E310	5028 0024		00002A58	2776+	STG	R1,R1052	save R1 output
00002A96	07FB				2777+	BR	R11	return
00002A98					2778+RE52	DC	0F	xl8 expected result
00002A98					2779+	DROP	R5	
00002A98	AAAAAAAA	AAAAABA9			2780	DC	XL8'AAAA AAAA AAAA ABA9'	result
00002AA0	AAAA0000	00000100			2781	DC	XL8'AAAA 0000 0000 0100'	X2
00002AA8	AAAAAAAA	AAAAAAAA			2782	DC	XL8'AAAA AAAA AAAA AAAA'	b2
					2783			
					2784	RXY_C	LLXAB,3,4,4096,-	
00002AB0					2785+	DS	0FD	
00002AB0			00002AB0		2786+	USING	*,R5	base for test data and test routine
00002AB0	00002AE8				2787+T53	DC	A(X53)	address of test routine
00002AB4	0035				2788+	DC	H'53'	test number
00002AB6	00				2789+	DC	X'00'	
00002AB7	D3D3E7C1	C2404040			2790+	DC	CL8'LLXAB'	instruction name
00002AC0	00002B20				2791+	DC	A(RE53+8)	address of R2 source
00002AC4	00002B28				2792+	DC	A(RE53+16)	address of R3 source
00002AC8	00000008				2793+	DC	A(8)	result length
00002ACC	00002B18				2794+REA53	DC	A(RE53)	result address
00002AD0	00000000	00000000			2795+	DS	FD	gap
00002AD8	00000000	00000000			2796+R1053	DS	D	R1 output
00002AE0	00000000	00000000			2797+	DS	FD	gap
					2798+*			
00002AE8					2799+X53	DS	0F	
00002AE8	E310	8E88 0004		00001088	2800+	LG	R1,R1FUDGE	
00002AEE	B982	0033			2801+	XGR	3,3	
00002AF2	5830	5010		00000010	2802+	L	3,X2ADDR	load x2 source address
00002AF6	E333	0000 0004		00000000	2803+	LG	3,0(3)	load source
00002AFC	B982	0044			2804+	XGR	4,4	
00002B00	5840	5014		00000014	2805+	L	4,B2ADDR	load b2 source address
00002B04	E344	0000 0004		00000000	2806+	LG	4,0(4)	load source
00002B0A					2809+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00002B0A	E3				2810+	DC	XL1'E3'	LLXA../LLXA.
00002B0B	13				2811+	DC	HL1'19'	r1, x2
00002B0C	4000				2812+	DC	HL2'16384'	b2, dxl2
00002B0E	FF				2813+	DC	HL1'-1'	dxh2
00002B0F	61				2814+	DC	XL1'61'	LLXA../LLXA.. opcode
00002B10	E310	5028 0024		00002AD8	2815+	STG	R1,R1053	save R1 output
00002B16	07FB				2816+	BR	R11	return
00002B18					2817+RE53	DC	0F	xl8 expected result
00002B18					2818+	DROP	R5	
00002B18	AAAAAAAB	AAAA9BAA			2819	DC	XL8'AAAA AAAB AAAA 9BAA'	result
00002B20	AAAA0000	00000100			2820	DC	XL8'AAAA 0000 0000 0100'	X2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00002B28	AAAAAAAA AAAAAAAAAA			2821	DC	XL8'AAAA AAAA AAAA AAAA' b2
				2822		
				2823 *		
				2824 * B2 defined; X2 defined - negative		
				2825 *		
00002B30				2826	RXY_C	LLXAB,3,4,0,+
00002B30		00002B30		2827+	DS	0FD
00002B30	00002B68			2828+	USING	*,R5 base for test data and test routine
00002B34	0036			2829+T54	DC	A(X54) address of test routine
00002B36	00			2830+	DC	H'54' test number
00002B37	D3D3E7C1 C2404040			2831+	DC	X'00'
00002B40	00002BA0			2832+	DC	CL8'LLXAB' instruction name
00002B44	00002BA8			2833+	DC	A(RE54+8) address of R2 source
00002B48	00000008			2834+	DC	A(RE54+16) address of R3 source
00002B4C	00002B98			2835+	DC	A(8) result length
00002B50	00000000 00000000			2836+REA54	DC	A(RE54) result address
00002B58	00000000 00000000			2837+	DS	FD gap
00002B60	00000000 00000000			2838+R1054	DS	D R1 output
				2839+	DS	FD gap
				2840+*		
00002B68				2841+X54	DS	0F
00002B68	E310 8E88 0004		00001088	2842+	LG	R1,R1FUDGE
00002B6E	B982 0033			2843+	XGR	3,3
00002B72	5830 5010		00000010	2844+	L	3,X2ADDR load x2 source address
00002B76	E333 0000 0004		00000000	2845+	LG	3,0(3) load source
00002B7C	B982 0044			2846+	XGR	4,4
00002B80	5840 5014		00000014	2847+	L	4,B2ADDR load b2 source address
00002B84	E344 0000 0004		00000000	2848+	LG	4,0(4) load source
00002B8A				2851+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
00002B8A	E3			2852+	DC	XL1'E3' LLXA../LLXA.
00002B8B	13			2853+	DC	HL1'19' r1, x2
00002B8C	4000			2854+	DC	HL2'16384' b2, dxl2
00002B8E	00			2855+	DC	HL1'0' dxh2
00002B8F	61			2856+	DC	XL1'61' LLXA../LLXA.. opcode
00002B90	E310 5028 0024		00002B58	2857+	STG	R1,R1054 save R1 output
00002B96	07FB			2858+	BR	R11 return
00002B98				2859+RE54	DC	0F xl8 expected result
00002B98				2860+	DROP	R5
00002B98	AAAAAAAB AAAAA9AA			2861	DC	XL8'AAAA AAAB AAAA A9AA' result
00002BA0	AAAA0000 FFFFFFF00			2862	DC	XL8'AAAA 0000 FFFF FF00' X2
00002BA8	AAAAAAAA AAAAAAAAAA			2863	DC	XL8'AAAA AAAA AAAA AAAA' b2
				2864		
00002BB0				2865	RXY_C	LLXAB,3,4,1,+
00002BB0		00002BB0		2866+	DS	0FD
00002BB0	00002BE8			2867+	USING	*,R5 base for test data and test routine
00002BB4	0037			2868+T55	DC	A(X55) address of test routine
00002BB6	00			2869+	DC	H'55' test number
00002BB7	D3D3E7C1 C2404040			2870+	DC	X'00'
00002BC0	00002C20			2871+	DC	CL8'LLXAB' instruction name
00002BC4	00002C28			2872+	DC	A(RE55+8) address of R2 source
00002BC8	00000008			2873+	DC	A(RE55+16) address of R3 source
00002BCC	00002C18			2874+	DC	A(8) result length
00002BD0	00000000 00000000			2875+REA55	DC	A(RE55) result address
00002BD8	00000000 00000000			2876+	DS	FD gap
00002BE0	00000000 00000000			2877+R1055	DS	D R1 output
				2878+	DS	FD gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002BE8				2879+*			
00002BE8	E310 8E88 0004		00001088	2880+X55	DS	0F	
00002BEE	B982 0033			2881+	LG	R1,R1FUDGE	
00002BF2	5830 5010		00000010	2882+	XGR	3,3	
00002BF6	E333 0000 0004		00000000	2883+	L	3,X2ADDR	load x2 source address
00002BFC	B982 0044			2884+	LG	3,0(3)	load source
00002C00	5840 5014		00000014	2885+	XGR	4,4	
00002C04	E344 0000 0004		00000000	2886+	L	4,B2ADDR	load b2 source address
00002C0A				2887+	LG	4,0(4)	load source
00002C0A	E3			2890+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00002C0B	13			2891+	DC	XL1'E3'	LLXA../LLXA.
00002C0C	4001			2892+	DC	HL1'19'	r1, x2
00002C0E	00			2893+	DC	HL2'16385'	b2, dxl2
00002C0F	61			2894+	DC	HL1'0'	dxh2
00002C10	E310 5028 0024		00002BD8	2895+	DC	XL1'61'	LLXA../LLXA.. opcode
00002C16	07FB			2896+	STG	R1,R1055	save R1 output
00002C18				2897+	BR	R11	return
00002C18				2898+RE55	DC	0F	xl8 expected result
00002C18	AAAAAAAB AAAA9AB			2899+	DROP	R5	
00002C20	AAAA0000 FFFFFFF00			2900	DC	XL8'AAAA AAAB AAAA A9AB'	result
00002C28	AAAAAAA AAAA			2901	DC	XL8'AAAA 0000 FFFF FF00'	X2
				2902	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				2903			
00002C30				2904	RXY_C	LLXAB,3,4,4096,+	
00002C30		00002C30		2905+	DS	0FD	
00002C30	00002C68			2906+	USING	*,R5	base for test data and test routine
00002C34	0038			2907+T56	DC	A(X56)	address of test routine
00002C36	00			2908+	DC	H'56'	test number
00002C36	00			2909+	DC	X'00'	
00002C37	D3D3E7C1 C2404040			2910+	DC	CL8'LLXAB'	instruction name
00002C40	00002CA0			2911+	DC	A(RE56+8)	address of R2 source
00002C44	00002CA8			2912+	DC	A(RE56+16)	address of R3 source
00002C48	00000008			2913+	DC	A(8)	result length
00002C4C	00002C98			2914+REA56	DC	A(RE56)	result address
00002C50	00000000 00000000			2915+	DS	FD	gap
00002C58	00000000 00000000			2916+R1056	DS	D	R1 output
00002C60	00000000 00000000			2917+	DS	FD	gap
				2918+*			
00002C68				2919+X56	DS	0F	
00002C68	E310 8E88 0004		00001088	2920+	LG	R1,R1FUDGE	
00002C6E	B982 0033			2921+	XGR	3,3	
00002C72	5830 5010		00000010	2922+	L	3,X2ADDR	load x2 source address
00002C76	E333 0000 0004		00000000	2923+	LG	3,0(3)	load source
00002C7C	B982 0044			2924+	XGR	4,4	
00002C80	5840 5014		00000014	2925+	L	4,B2ADDR	load b2 source address
00002C84	E344 0000 0004		00000000	2926+	LG	4,0(4)	load source
00002C8A				2929+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00002C8A	E3			2930+	DC	XL1'E3'	LLXA../LLXA.
00002C8B	13			2931+	DC	HL1'19'	r1, x2
00002C8C	4000			2932+	DC	HL2'16384'	b2, dxl2
00002C8E	01			2933+	DC	HL1'1'	dxh2
00002C8F	61			2934+	DC	XL1'61'	LLXA../LLXA.. opcode
00002C90	E310 5028 0024		00002C58	2935+	STG	R1,R1056	save R1 output
00002C96	07FB			2936+	BR	R11	return
00002C98				2937+RE56	DC	0F	xl8 expected result
00002C98				2938+	DROP	R5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002C98	AAAAAAAA AAAAB9AA			2939	DC	XL8'AAAA AAAA AAAA B9AA'	result		
00002CA0	AAAA0000 FFFFFFF00			2940	DC	XL8'AAAA 0000 FFFF FF00'	X2		
00002CA8	AAAAAAAA AAAAAAAAAA			2941	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				2942					
				2943	RXY_C	LLXAB, 3, 4, 1, -			
00002CB0				2944+	DS	0FD			
00002CB0		00002CB0		2945+	USING	*, R5	base for test data and test routine		
00002CB0	00002CE8			2946+T57	DC	A(X57)	address of test routine		
00002CB4	0039			2947+	DC	H'57'	test number		
00002CB6	00			2948+	DC	X'00'			
00002CB7	D3D3E7C1 C2404040			2949+	DC	CL8'LLXAB'	instruction name		
00002CC0	00002D20			2950+	DC	A(RE57+8)	address of R2 source		
00002CC4	00002D28			2951+	DC	A(RE57+16)	address of R3 source		
00002CC8	00000008			2952+	DC	A(8)	result length		
00002CCC	00002D18			2953+REA57	DC	A(RE57)	result address		
00002CD0	00000000 00000000			2954+	DS	FD	gap		
00002CD8	00000000 00000000			2955+R1057	DS	D	R1 output		
00002CE0	00000000 00000000			2956+	DS	FD	gap		
				2957+*					
00002CE8				2958+X57	DS	0F			
00002CE8	E310 8E88 0004		00001088	2959+	LG	R1, R1FUDGE			
00002CEE	B982 0033			2960+	XGR	3, 3			
00002CF2	5830 5010		00000010	2961+	L	3, X2ADDR	load x2 source address		
00002CF6	E333 0000 0004		00000000	2962+	LG	3, 0(3)	load source		
00002CFC	B982 0044			2963+	XGR	4, 4			
00002D00	5840 5014		00000014	2964+	L	4, B2ADDR	load b2 source address		
00002D04	E344 0000 0004		00000000	2965+	LG	4, 0(4)	load source		
00002D0A				2968+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)		
00002D0A	E3			2969+	DC	XL1'E3'	LLXA../LLXA.		
00002D0B	13			2970+	DC	HL1'19'	r1, x2		
00002D0C	4FFF			2971+	DC	HL2'-4294946817'	b2, dxl2		
00002D0E	FF			2972+	DC	HL1'255'	dxh2		
00002D0F	61			2973+	DC	XL1'61'	LLXA../LLXA.. opcode		
00002D10	E310 5028 0024		00002CD8	2974+	STG	R1, R1057	save R1 output		
00002D16	07FB			2975+	BR	R11	return		
00002D18				2976+RE57	DC	0F	xl8 expected result		
00002D18				2977+	DROP	R5			
00002D18	AAAAAAAB AAAA9A9			2978	DC	XL8'AAAA AAAB AAAA A9A9'	result		
00002D20	AAAA0000 FFFFFFF00			2979	DC	XL8'AAAA 0000 FFFF FF00'	X2		
00002D28	AAAAAAAA AAAAAAAAAA			2980	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				2981					
				2982	RXY_C	LLXAB, 3, 4, 4096, -			
00002D30				2983+	DS	0FD			
00002D30		00002D30		2984+	USING	*, R5	base for test data and test routine		
00002D30	00002D68			2985+T58	DC	A(X58)	address of test routine		
00002D34	003A			2986+	DC	H'58'	test number		
00002D36	00			2987+	DC	X'00'			
00002D37	D3D3E7C1 C2404040			2988+	DC	CL8'LLXAB'	instruction name		
00002D40	00002DA0			2989+	DC	A(RE58+8)	address of R2 source		
00002D44	00002DA8			2990+	DC	A(RE58+16)	address of R3 source		
00002D48	00000008			2991+	DC	A(8)	result length		
00002D4C	00002D98			2992+REA58	DC	A(RE58)	result address		
00002D50	00000000 00000000			2993+	DS	FD	gap		
00002D58	00000000 00000000			2994+R1058	DS	D	R1 output		
00002D60	00000000 00000000			2995+	DS	FD	gap		
				2996+*					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002D68				2997+X58	DS	0F	
00002D68	E310 8E88 0004		00001088	2998+	LG	R1,R1FUDGE	
00002D6E	B982 0033			2999+	XGR	3,3	
00002D72	5830 5010		00000010	3000+	L	3,X2ADDR	load x2 source address
00002D76	E333 0000 0004		00000000	3001+	LG	3,0(3)	load source
00002D7C	B982 0044			3002+	XGR	4,4	
00002D80	5840 5014		00000014	3003+	L	4,B2ADDR	load b2 source address
00002D84	E344 0000 0004		00000000	3004+	LG	4,0(4)	load source
00002D8A				3007+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00002D8A	E3			3008+	DC	XL1'E3'	LLXA../LLXA.
00002D8B	13			3009+	DC	HL1'19'	r1, x2
00002D8C	4000			3010+	DC	HL2'16384'	b2, dxl2
00002D8E	FF			3011+	DC	HL1'-1'	dxh2
00002D8F	61			3012+	DC	XL1'61'	LLXA../LLXA.. opcode
00002D90	E310 5028 0024		00002D58	3013+	STG	R1,R1058	save R1 output
00002D96	07FB			3014+	BR	R11	return
00002D98				3015+RE58	DC	0F	xl8 expected result
00002D98				3016+	DROP	R5	
00002D98	AAAAAAAB AAAA99AA			3017	DC	XL8'AAAA AAAB AAAA 99AA'	result
00002DA0	AAAA0000 FFFFFFF00			3018	DC	XL8'AAAA 0000 FFFF FF00'	X2
00002DA8	AAAAAAAA AAAAAAAAA			3019	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3020			
				3021	*	-----	
				3022	*	LXAH - load indexed address (shift left 1)	
				3023	*	-----	
				3024	*		
				3025			
				3026+	RXY_C	LXAH,0,0,1,+	
00002DB0				3027+	DS	0FD	
00002DB0		00002DB0		3028+T59	USING	*,R5	base for test data and test routine
00002DB0	00002DE8			3029+	DC	A(X59)	address of test routine
00002DB4	003B			3030+	DC	H'59'	test number
00002DB6	00			3031+	DC	X'00'	
00002DB7	D3E7C1C8 40404040			3032+	DC	CL8'LXAH'	instruction name
00002DC0	00002E20			3033+	DC	A(RE59+8)	address of R2 source
00002DC4	00002E28			3034+	DC	A(RE59+16)	address of R3 source
00002DC8	00000008			3035+REA59	DC	A(8)	result length
00002DCC	00002E18			3036+	DC	A(RE59)	result address
00002DD0	00000000 00000000			3037+R1059	DS	FD	gap
00002DD8	00000000 00000000			3038+	DS	D	R1 output
00002DE0	00000000 00000000			3039+*	DS	FD	gap
				3040+X59	DS	0F	
00002DE8	E310 8E88 0004		00001088	3041+	LG	R1,R1FUDGE	
00002DEE	B982 0000			3042+	XGR	0,0	
00002DF2	5800 5010		00000010	3043+	L	0,X2ADDR	load x2 source address
00002DF6	E300 0000 0004		00000000	3044+	LG	0,0(0)	load source
00002DFC	B982 0000			3045+	XGR	0,0	
00002E00	5800 5014		00000014	3046+	L	0,B2ADDR	load b2 source address
00002E04	E300 0000 0004		00000000	3047+	LG	0,0(0)	load source
00002E0A				3050+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00002E0A	E3			3051+	DC	XL1'E3'	LLXA../LLXA.
00002E0B	10			3052+	DC	HL1'16'	r1, x2
00002E0C	0001			3053+	DC	HL2'1'	b2, dxl2
00002E0E	00			3054+	DC	HL1'0'	dxh2
00002E0F	62			3055+	DC	XL1'62'	LLXA../LLXA.. opcode
00002E10	E310 5028 0024		00002DD8	3056+	STG	R1,R1059	save R1 output

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002E16	07FB			3057+	BR	R11	return
00002E18				3058+RE59	DC	0F	xl8 expected result
00002E18				3059+	DROP	R5	
00002E18	00000000 00000002			3060	DC	XL8'0000 0000 0000 0002'	result
00002E20	AAAAAAAA AAAAAAAAAA			3061	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00002E28	AAAAAAAA AAAAAAAAAA			3062	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3063			
				3064	RXY_C	LXAH,0,0,4096,+	
00002E30				3065+	DS	0FD	
00002E30		00002E30		3066+	USING	*,R5	base for test data and test routine
00002E30	00002E68			3067+T60	DC	A(X60)	address of test routine
00002E34	003C			3068+	DC	H'60'	test number
00002E36	00			3069+	DC	X'00'	
00002E37	D3E7C1C8 40404040			3070+	DC	CL8'LXAH'	instruction name
00002E40	00002EA0			3071+	DC	A(RE60+8)	address of R2 source
00002E44	00002EA8			3072+	DC	A(RE60+16)	address of R3 source
00002E48	00000008			3073+	DC	A(8)	result length
00002E4C	00002E98			3074+REA60	DC	A(RE60)	result address
00002E50	00000000 00000000			3075+	DS	FD	gap
00002E58	00000000 00000000			3076+R1060	DS	D	R1 output
00002E60	00000000 00000000			3077+	DS	FD	gap
				3078+*			
00002E68				3079+X60	DS	0F	
00002E68	E310 8E88 0004		00001088	3080+	LG	R1,R1FUDGE	
00002E6E	B982 0000			3081+	XGR	0,0	
00002E72	5800 5010		00000010	3082+	L	0,X2ADDR	load x2 source address
00002E76	E300 0000 0004		00000000	3083+	LG	0,0(0)	load source
00002E7C	B982 0000			3084+	XGR	0,0	
00002E80	5800 5014		00000014	3085+	L	0,B2ADDR	load b2 source address
00002E84	E300 0000 0004		00000000	3086+	LG	0,0(0)	load source
00002E8A				3089+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00002E8A	E3			3090+	DC	XL1'E3'	LLXA../LLXA.
00002E8B	10			3091+	DC	HL1'16'	r1, x2
00002E8C	0000			3092+	DC	HL2'0'	b2, dxl2
00002E8E	01			3093+	DC	HL1'1'	dxh2
00002E8F	62			3094+	DC	XL1'62'	LLXA../LLXA.. opcode
00002E90	E310 5028 0024		00002E58	3095+	STG	R1,R1060	save R1 output
00002E96	07FB			3096+	BR	R11	return
00002E98				3097+RE60	DC	0F	xl8 expected result
00002E98				3098+	DROP	R5	
00002E98	00000000 00002000			3099	DC	XL8'0000 0000 0000 2000'	result
00002EA0	AAAAAAAA AAAAAAAAAA			3100	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00002EA8	AAAAAAAA AAAAAAAAAA			3101	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3102			
				3103	RXY_C	LXAH,0,0,1,-	
00002EB0				3104+	DS	0FD	
00002EB0		00002EB0		3105+	USING	*,R5	base for test data and test routine
00002EB0	00002EE8			3106+T61	DC	A(X61)	address of test routine
00002EB4	003D			3107+	DC	H'61'	test number
00002EB6	00			3108+	DC	X'00'	
00002EB7	D3E7C1C8 40404040			3109+	DC	CL8'LXAH'	instruction name
00002EC0	00002F20			3110+	DC	A(RE61+8)	address of R2 source
00002EC4	00002F28			3111+	DC	A(RE61+16)	address of R3 source
00002EC8	00000008			3112+	DC	A(8)	result length
00002ECC	00002F18			3113+REA61	DC	A(RE61)	result address
00002ED0	00000000 00000000			3114+	DS	FD	gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002ED8	00000000 00000000			3115+R1061	DS	D	R1 output
00002EE0	00000000 00000000			3116+	DS	FD	gap
				3117+*			
00002EE8				3118+X61	DS	0F	
00002EE8	E310 8E88 0004		00001088	3119+	LG	R1,R1FUDGE	
00002EEE	B982 0000			3120+	XGR	0,0	
00002EF2	5800 5010		00000010	3121+	L	0,X2ADDR	load x2 source address
00002EF6	E300 0000 0004		00000000	3122+	LG	0,0(0)	load source
00002EFC	B982 0000			3123+	XGR	0,0	
00002F00	5800 5014		00000014	3124+	L	0,B2ADDR	load b2 source address
00002F04	E300 0000 0004		00000000	3125+	LG	0,0(0)	load source
00002F0A				3128+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00002F0A	E3			3129+	DC	XL1'E3'	LLXA../LLXA.
00002F0B	10			3130+	DC	HL1'16'	r1, x2
00002F0C	0FFF			3131+	DC	HL2'-4294963201'	b2, dxl2
00002F0E	FF			3132+	DC	HL1'255'	dxh2
00002F0F	62			3133+	DC	XL1'62'	LLXA../LLXA.. opcode
00002F10	E310 5028 0024		00002ED8	3134+	STG	R1,R1061	save R1 output
00002F16	07FB			3135+	BR	R11	return
00002F18				3136+RE61	DC	0F	xl8 expected result
00002F18				3137+	DROP	R5	
00002F18	FFFFFFFF FFFFFFFE			3138	DC	XL8'FFFF FFFF FFFF FFFE'	result
00002F20	AAAAAAAA AAAAAAAAAA			3139	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00002F28	AAAAAAAA AAAAAAAAAA			3140	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3141			
				3142	RXY_C	LXAH,0,0,4096,-	
00002F30				3143+	DS	0FD	
00002F30		00002F30		3144+	USING	*,R5	base for test data and test routine
00002F30	00002F68			3145+T62	DC	A(X62)	address of test routine
00002F34	003E			3146+	DC	H'62'	test number
00002F36	00			3147+	DC	X'00'	
00002F37	D3E7C1C8 40404040			3148+	DC	CL8'LXAH'	instruction name
00002F40	00002FA0			3149+	DC	A(RE62+8)	address of R2 source
00002F44	00002FA8			3150+	DC	A(RE62+16)	address of R3 source
00002F48	00000008			3151+	DC	A(8)	result length
00002F4C	00002F98			3152+REA62	DC	A(RE62)	result address
00002F50	00000000 00000000			3153+	DS	FD	gap
00002F58	00000000 00000000			3154+R1062	DS	D	R1 output
00002F60	00000000 00000000			3155+	DS	FD	gap
				3156+*			
00002F68				3157+X62	DS	0F	
00002F68	E310 8E88 0004		00001088	3158+	LG	R1,R1FUDGE	
00002F6E	B982 0000			3159+	XGR	0,0	
00002F72	5800 5010		00000010	3160+	L	0,X2ADDR	load x2 source address
00002F76	E300 0000 0004		00000000	3161+	LG	0,0(0)	load source
00002F7C	B982 0000			3162+	XGR	0,0	
00002F80	5800 5014		00000014	3163+	L	0,B2ADDR	load b2 source address
00002F84	E300 0000 0004		00000000	3164+	LG	0,0(0)	load source
00002F8A				3167+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00002F8A	E3			3168+	DC	XL1'E3'	LLXA../LLXA.
00002F8B	10			3169+	DC	HL1'16'	r1, x2
00002F8C	0000			3170+	DC	HL2'0'	b2, dxl2
00002F8E	FF			3171+	DC	HL1'-1'	dxh2
00002F8F	62			3172+	DC	XL1'62'	LLXA../LLXA.. opcode
00002F90	E310 5028 0024		00002F58	3173+	STG	R1,R1062	save R1 output
00002F96	07FB			3174+	BR	R11	return

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002F98				3175+RE62	DC	0F	xl8 expected result		
00002F98				3176+	DROP	R5			
00002F98	FFFFFFF	FFFFE000		3177	DC	XL8'FFFF FFFF FFFF E000'	result		
00002FA0	AAAAAAAA	AAAAAAAA		3178	DC	XL8'AAAA AAAA AAAA AAAA'	X2		
00002FA8	AAAAAAAA	AAAAAAAA		3179	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				3180					
				3181 *					
				3182 * X2 defined - positive					
				3183 *					
				3184	RXY_C	LXAH,3,0,0,+			
00002FB0				3185+	DS	0FD			
00002FB0			00002FB0	3186+	USING	*,R5	base for test data and test routine		
00002FB0	00002FE8			3187+T63	DC	A(X63)	address of test routine		
00002FB4	003F			3188+	DC	H'63'	test number		
00002FB6	00			3189+	DC	X'00'			
00002FB7	D3E7C1C8	40404040		3190+	DC	CL8'LXAH'	instruction name		
00002FC0	00003020			3191+	DC	A(RE63+8)	address of R2 source		
00002FC4	00003028			3192+	DC	A(RE63+16)	address of R3 source		
00002FC8	00000008			3193+	DC	A(8)	result length		
00002FCC	00003018			3194+REA63	DC	A(RE63)	result address		
00002FD0	00000000	00000000		3195+	DS	FD	gap		
00002FD8	00000000	00000000		3196+R1063	DS	D	R1 output		
00002FE0	00000000	00000000		3197+	DS	FD	gap		
				3198+*					
00002FE8				3199+X63	DS	0F			
00002FE8	E310 8E88 0004		00001088	3200+	LG	R1,R1FUDGE			
00002FEE	B982 0033			3201+	XGR	3,3			
00002FF2	5830 5010		00000010	3202+	L	3,X2ADDR	load x2 source address		
00002FF6	E333 0000 0004		00000000	3203+	LG	3,0(3)	load source		
00002FFC	B982 0000			3204+	XGR	0,0			
00003000	5800 5014		00000014	3205+	L	0,B2ADDR	load b2 source address		
00003004	E300 0000 0004		00000000	3206+	LG	0,0(0)	load source		
0000300A				3209+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)		
0000300A	E3			3210+	DC	XL1'E3'	LLXA../LLXA.		
0000300B	13			3211+	DC	HL1'19'	r1, x2		
0000300C	0000			3212+	DC	HL2'0'	b2, dxl2		
0000300E	00			3213+	DC	HL1'0'	dxh2		
0000300F	62			3214+	DC	XL1'62'	LLXA../LLXA.. opcode		
00003010	E310 5028 0024		00002FD8	3215+	STG	R1,R1063	save R1 output		
00003016	07FB			3216+	BR	R11	return		
00003018				3217+RE63	DC	0F	xl8 expected result		
00003018				3218+	DROP	R5			
00003018	00000000	00000200		3219	DC	XL8'0000 0000 0000 0200'	result		
00003020	AAAA0000	00000100		3220	DC	XL8'AAAA 0000 0000 0100'	X2		
00003028	AAAAAAAA	AAAAAAAA		3221	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				3222					
				3223	RXY_C	LXAH,3,0,1,+			
00003030				3224+	DS	0FD			
00003030			00003030	3225+	USING	*,R5	base for test data and test routine		
00003030	00003068			3226+T64	DC	A(X64)	address of test routine		
00003034	0040			3227+	DC	H'64'	test number		
00003036	00			3228+	DC	X'00'			
00003037	D3E7C1C8	40404040		3229+	DC	CL8'LXAH'	instruction name		
00003040	000030A0			3230+	DC	A(RE64+8)	address of R2 source		
00003044	000030A8			3231+	DC	A(RE64+16)	address of R3 source		
00003048	00000008			3232+	DC	A(8)	result length		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000304C	00003098			3233+REA64	DC	A(RE64)	result address
00003050	00000000 00000000			3234+	DS	FD	gap
00003058	00000000 00000000			3235+R1064	DS	D	R1 output
00003060	00000000 00000000			3236+	DS	FD	gap
				3237+*			
00003068				3238+X64	DS	0F	
00003068	E310 8E88 0004		00001088	3239+	LG	R1,R1FUDGE	
0000306E	B982 0033			3240+	XGR	3,3	
00003072	5830 5010		00000010	3241+	L	3,X2ADDR	load x2 source address
00003076	E333 0000 0004		00000000	3242+	LG	3,0(3)	load source
0000307C	B982 0000			3243+	XGR	0,0	
00003080	5800 5014		00000014	3244+	L	0,B2ADDR	load b2 source address
00003084	E300 0000 0004		00000000	3245+	LG	0,0(0)	load source
0000308A				3248+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000308A	E3			3249+	DC	XL1'E3'	LLXA../LLXA.
0000308B	13			3250+	DC	HL1'19'	r1, x2
0000308C	0001			3251+	DC	HL2'1'	b2, dxl2
0000308E	00			3252+	DC	HL1'0'	dxh2
0000308F	62			3253+	DC	XL1'62'	LLXA../LLXA.. opcode
00003090	E310 5028 0024		00003058	3254+	STG	R1,R1064	save R1 output
00003096	07FB			3255+	BR	R11	return
00003098				3256+RE64	DC	0F	xl8 expected result
00003098				3257+	DROP	R5	
00003098	00000000 00000202			3258	DC	XL8'0000 0000 0000 0202'	result
000030A0	AAAA0000 00000100			3259	DC	XL8'AAAA 0000 0000 0100'	X2
000030A8	AAAAAAAA AAAAAAAAAA			3260	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3261			
				3262	RXY_C	LXAH,3,0,4096,+	
000030B0				3263+	DS	0FD	
000030B0		000030B0		3264+	USING	*,R5	base for test data and test routine
000030B0	000030E8			3265+T65	DC	A(X65)	address of test routine
000030B4	0041			3266+	DC	H'65'	test number
000030B6	00			3267+	DC	X'00'	
000030B7	D3E7C1C8 40404040			3268+	DC	CL8'LXAH'	instruction name
000030C0	00003120			3269+	DC	A(RE65+8)	address of R2 source
000030C4	00003128			3270+	DC	A(RE65+16)	address of R3 source
000030C8	00000008			3271+	DC	A(8)	result length
000030CC	00003118			3272+REA65	DC	A(RE65)	result address
000030D0	00000000 00000000			3273+	DS	FD	gap
000030D8	00000000 00000000			3274+R1065	DS	D	R1 output
000030E0	00000000 00000000			3275+	DS	FD	gap
				3276+*			
000030E8				3277+X65	DS	0F	
000030E8	E310 8E88 0004		00001088	3278+	LG	R1,R1FUDGE	
000030EE	B982 0033			3279+	XGR	3,3	
000030F2	5830 5010		00000010	3280+	L	3,X2ADDR	load x2 source address
000030F6	E333 0000 0004		00000000	3281+	LG	3,0(3)	load source
000030FC	B982 0000			3282+	XGR	0,0	
00003100	5800 5014		00000014	3283+	L	0,B2ADDR	load b2 source address
00003104	E300 0000 0004		00000000	3284+	LG	0,0(0)	load source
0000310A				3287+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000310A	E3			3288+	DC	XL1'E3'	LLXA../LLXA.
0000310B	13			3289+	DC	HL1'19'	r1, x2
0000310C	0000			3290+	DC	HL2'0'	b2, dxl2
0000310E	01			3291+	DC	HL1'1'	dxh2
0000310F	62			3292+	DC	XL1'62'	LLXA../LLXA.. opcode

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003110	E310 5028 0024		000030D8	3293+	STG	R1,R1065	save R1 output
00003116	07FB			3294+	BR	R11	return
00003118				3295+RE65	DC	0F	xl8 expected result
00003118				3296+	DROP	R5	
00003118	00000000 00002200			3297	DC	XL8'0000 0000 0000 2200'	result
00003120	AAAA0000 00000100			3298	DC	XL8'AAAA 0000 0000 0100'	X2
00003128	AAAAAAAA AAAAAAAAAA			3299	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3300			
00003130				3301	RXY_C	LXAH,3,0,1,-	
00003130		00003130		3302+	DS	0FD	
00003130	00003168			3303+	USING	*,R5	base for test data and test routine
00003134	0042			3304+T66	DC	A(X66)	address of test routine
00003136	00			3305+	DC	H'66'	test number
00003136	00			3306+	DC	X'00'	
00003137	D3E7C1C8 40404040			3307+	DC	CL8'LXAH'	instruction name
00003140	000031A0			3308+	DC	A(RE66+8)	address of R2 source
00003144	000031A8			3309+	DC	A(RE66+16)	address of R3 source
00003148	00000008			3310+	DC	A(8)	result length
0000314C	00003198			3311+REA66	DC	A(RE66)	result address
00003150	00000000 00000000			3312+	DS	FD	gap
00003158	00000000 00000000			3313+R1066	DS	D	R1 output
00003160	00000000 00000000			3314+	DS	FD	gap
				3315+*			
00003168				3316+X66	DS	0F	
00003168	E310 8E88 0004		00001088	3317+	LG	R1,R1FUDGE	
0000316E	B982 0033			3318+	XGR	3,3	
00003172	5830 5010		00000010	3319+	L	3,X2ADDR	load x2 source address
00003176	E333 0000 0004		00000000	3320+	LG	3,0(3)	load source
0000317C	B982 0000			3321+	XGR	0,0	
00003180	5800 5014		00000014	3322+	L	0,B2ADDR	load b2 source address
00003184	E300 0000 0004		00000000	3323+	LG	0,0(0)	load source
0000318A				3326+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000318A	E3			3327+	DC	XL1'E3'	LLXA../LLXA.
0000318B	13			3328+	DC	HL1'19'	r1, x2
0000318C	0FFF			3329+	DC	HL2'-4294963201'	b2, dxl2
0000318E	FF			3330+	DC	HL1'255'	dxh2
0000318F	62			3331+	DC	XL1'62'	LLXA../LLXA.. opcode
00003190	E310 5028 0024		00003158	3332+	STG	R1,R1066	save R1 output
00003196	07FB			3333+	BR	R11	return
00003198				3334+RE66	DC	0F	xl8 expected result
00003198				3335+	DROP	R5	
00003198	00000000 000001FE			3336	DC	XL8'0000 0000 0000 01FE'	result
000031A0	AAAA0000 00000100			3337	DC	XL8'AAAA 0000 0000 0100'	X2
000031A8	AAAAAAAA AAAAAAAAAA			3338	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3339			
000031B0				3340	RXY_C	LXAH,3,0,4096,-	
000031B0		000031B0		3341+	DS	0FD	
000031B0	000031E8			3342+	USING	*,R5	base for test data and test routine
000031B4	0043			3343+T67	DC	A(X67)	address of test routine
000031B6	00			3344+	DC	H'67'	test number
000031B6	00			3345+	DC	X'00'	
000031B7	D3E7C1C8 40404040			3346+	DC	CL8'LXAH'	instruction name
000031C0	00003220			3347+	DC	A(RE67+8)	address of R2 source
000031C4	00003228			3348+	DC	A(RE67+16)	address of R3 source
000031C8	00000008			3349+	DC	A(8)	result length
000031CC	00003218			3350+REA67	DC	A(RE67)	result address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000031D0	00000000 00000000			3351+	DS	FD	gap
000031D8	00000000 00000000			3352+R1067	DS	D	R1 output
000031E0	00000000 00000000			3353+	DS	FD	gap
				3354+*			
000031E8				3355+X67	DS	0F	
000031E8	E310 8E88 0004		00001088	3356+	LG	R1,R1FUDGE	
000031EE	B982 0033			3357+	XGR	3,3	
000031F2	5830 5010		00000010	3358+	L	3,X2ADDR	load x2 source address
000031F6	E333 0000 0004		00000000	3359+	LG	3,0(3)	load source
000031FC	B982 0000			3360+	XGR	0,0	
00003200	5800 5014		00000014	3361+	L	0,B2ADDR	load b2 source address
00003204	E300 0000 0004		00000000	3362+	LG	0,0(0)	load source
0000320A				3365+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000320A	E3			3366+	DC	XL1'E3'	LLXA../LLXA.
0000320B	13			3367+	DC	HL1'19'	r1, x2
0000320C	0000			3368+	DC	HL2'0'	b2, dxl2
0000320E	FF			3369+	DC	HL1'-1'	dxh2
0000320F	62			3370+	DC	XL1'62'	LLXA../LLXA.. opcode
00003210	E310 5028 0024		000031D8	3371+	STG	R1,R1067	save R1 output
00003216	07FB			3372+	BR	R11	return
00003218				3373+RE67	DC	0F	xl8 expected result
00003218				3374+	DROP	R5	
00003218	FFFFFFFF FFFFE200			3375	DC	XL8'FFFF FFFF FFFF E200'	result
00003220	AAAA0000 00000100			3376	DC	XL8'AAAA 0000 0000 0100'	X2
00003228	AAAAAAAA AAAAAAAAAA			3377	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3378			
				3379 *			
				3380 * X2 defined - negative			
				3381 *			
00003230				3382	RXY_C	LXAH,3,0,0,+	
00003230		00003230		3383+	DS	0FD	
00003230	00003268			3384+	USING	*,R5	base for test data and test routine
00003234	0044			3385+T68	DC	A(X68)	address of test routine
00003236	00			3386+	DC	H'68'	test number
00003236	00			3387+	DC	X'00'	
00003237	D3E7C1C8 40404040			3388+	DC	CL8'LXAH'	instruction name
00003240	000032A0			3389+	DC	A(RE68+8)	address of R2 source
00003244	000032A8			3390+	DC	A(RE68+16)	address of R3 source
00003248	00000008			3391+	DC	A(8)	result length
0000324C	00003298			3392+REA68	DC	A(RE68)	result address
00003250	00000000 00000000			3393+	DS	FD	gap
00003258	00000000 00000000			3394+R1068	DS	D	R1 output
00003260	00000000 00000000			3395+	DS	FD	gap
				3396+*			
00003268				3397+X68	DS	0F	
00003268	E310 8E88 0004		00001088	3398+	LG	R1,R1FUDGE	
0000326E	B982 0033			3399+	XGR	3,3	
00003272	5830 5010		00000010	3400+	L	3,X2ADDR	load x2 source address
00003276	E333 0000 0004		00000000	3401+	LG	3,0(3)	load source
0000327C	B982 0000			3402+	XGR	0,0	
00003280	5800 5014		00000014	3403+	L	0,B2ADDR	load b2 source address
00003284	E300 0000 0004		00000000	3404+	LG	0,0(0)	load source
0000328A				3407+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000328A	E3			3408+	DC	XL1'E3'	LLXA../LLXA.
0000328B	13			3409+	DC	HL1'19'	r1, x2
0000328C	0000			3410+	DC	HL2'0'	b2, dxl2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000328E	00			3411+	DC	HL1'0'	dxh2
0000328F	62			3412+	DC	XL1'62'	LLXA../LLXA.. opcode
00003290	E310 5028 0024		00003258	3413+	STG	R1,R1068	save R1 output
00003296	07FB			3414+	BR	R11	return
00003298				3415+RE68	DC	0F	xl8 expected result
00003298				3416+	DROP	R5	
00003298	FFFFFFFF FFFFE00			3417	DC	XL8'FFFF FFFF FFFF FE00'	result
000032A0	AAAA0000 FFFFFFF00			3418	DC	XL8'AAAA 0000 FFFF FF00'	X2
000032A8	AAAAAAAA AAAAAAAAA			3419	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3420			
				3421	RXY_C	LXAH,3,0,1,+	
000032B0				3422+	DS	0FD	
000032B0		000032B0		3423+	USING	*,R5	base for test data and test routine
000032B0	000032E8			3424+T69	DC	A(X69)	address of test routine
000032B4	0045			3425+	DC	H'69'	test number
000032B6	00			3426+	DC	X'00'	
000032B7	D3E7C1C8 40404040			3427+	DC	CL8'LXAH'	instruction name
000032C0	00003320			3428+	DC	A(RE69+8)	address of R2 source
000032C4	00003328			3429+	DC	A(RE69+16)	address of R3 source
000032C8	00000008			3430+	DC	A(8)	result length
000032CC	00003318			3431+REA69	DC	A(RE69)	result address
000032D0	00000000 00000000			3432+	DS	FD	gap
000032D8	00000000 00000000			3433+R1069	DS	D	R1 output
000032E0	00000000 00000000			3434+	DS	FD	gap
				3435+*			
000032E8				3436+X69	DS	0F	
000032E8	E310 8E88 0004		00001088	3437+	LG	R1,R1FUDGE	
000032EE	B982 0033			3438+	XGR	3,3	
000032F2	5830 5010		00000010	3439+	L	3,X2ADDR	load x2 source address
000032F6	E333 0000 0004		00000000	3440+	LG	3,0(3)	load source
000032FC	B982 0000			3441+	XGR	0,0	
00003300	5800 5014		00000014	3442+	L	0,B2ADDR	load b2 source address
00003304	E300 0000 0004		00000000	3443+	LG	0,0(0)	load source
0000330A				3446+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000330A	E3			3447+	DC	XL1'E3'	LLXA../LLXA.
0000330B	13			3448+	DC	HL1'19'	r1, x2
0000330C	0001			3449+	DC	HL2'1'	b2, dxl2
0000330E	00			3450+	DC	HL1'0'	dxh2
0000330F	62			3451+	DC	XL1'62'	LLXA../LLXA.. opcode
00003310	E310 5028 0024		000032D8	3452+	STG	R1,R1069	save R1 output
00003316	07FB			3453+	BR	R11	return
00003318				3454+RE69	DC	0F	xl8 expected result
00003318				3455+	DROP	R5	
00003318	FFFFFFFF FFFFE02			3456	DC	XL8'FFFF FFFF FFFF FE02'	result
00003320	AAAA0000 FFFFFFF00			3457	DC	XL8'AAAA 0000 FFFF FF00'	X2
00003328	AAAAAAAA AAAAAAAAA			3458	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3459			
				3460	RXY_C	LXAH,3,0,4096,+	
00003330				3461+	DS	0FD	
00003330		00003330		3462+	USING	*,R5	base for test data and test routine
00003330	00003368			3463+T70	DC	A(X70)	address of test routine
00003334	0046			3464+	DC	H'70'	test number
00003336	00			3465+	DC	X'00'	
00003337	D3E7C1C8 40404040			3466+	DC	CL8'LXAH'	instruction name
00003340	000033A0			3467+	DC	A(RE70+8)	address of R2 source
00003344	000033A8			3468+	DC	A(RE70+16)	address of R3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003348	00000008			3469+	DC	A(8)	result length
0000334C	00003398			3470+REA70	DC	A(RE70)	result address
00003350	00000000 00000000			3471+	DS	FD	gap
00003358	00000000 00000000			3472+R1070	DS	D	R1 output
00003360	00000000 00000000			3473+	DS	FD	gap
				3474+*			
00003368				3475+X70	DS	0F	
00003368	E310 8E88 0004		00001088	3476+	LG	R1,R1FUDGE	
0000336E	B982 0033			3477+	XGR	3,3	
00003372	5830 5010		00000010	3478+	L	3,X2ADDR	load x2 source address
00003376	E333 0000 0004		00000000	3479+	LG	3,0(3)	load source
0000337C	B982 0000			3480+	XGR	0,0	
00003380	5800 5014		00000014	3481+	L	0,B2ADDR	load b2 source address
00003384	E300 0000 0004		00000000	3482+	LG	0,0(0)	load source
0000338A				3485+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000338A	E3			3486+	DC	XL1'E3'	LLXA../LLXA.
0000338B	13			3487+	DC	HL1'19'	r1, x2
0000338C	0000			3488+	DC	HL2'0'	b2, dx12
0000338E	01			3489+	DC	HL1'1'	dxh2
0000338F	62			3490+	DC	XL1'62'	LLXA../LLXA.. opcode
00003390	E310 5028 0024		00003358	3491+	STG	R1,R1070	save R1 output
00003396	07FB			3492+	BR	R11	return
00003398				3493+RE70	DC	0F	xl8 expected result
00003398				3494+	DROP	R5	
00003398	00000000 00001E00			3495	DC	XL8'0000 0000 0000 1E00'	result
000033A0	AAAA0000 FFFFFFF00			3496	DC	XL8'AAAA 0000 FFFF FF00'	X2
000033A8	AAAAAAAA AAAAAAAAA			3497	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3498			
				3499	RXY_C	LXAH,3,0,1,-	
000033B0				3500+	DS	0FD	
000033B0		000033B0		3501+	USING	*,R5	base for test data and test routine
000033B0	000033E8			3502+T71	DC	A(X71)	address of test routine
000033B4	0047			3503+	DC	H'71'	test number
000033B6	00			3504+	DC	X'00'	
000033B7	D3E7C1C8 40404040			3505+	DC	CL8'LXAH'	instruction name
000033C0	00003420			3506+	DC	A(RE71+8)	address of R2 source
000033C4	00003428			3507+	DC	A(RE71+16)	address of R3 source
000033C8	00000008			3508+	DC	A(8)	result length
000033CC	00003418			3509+REA71	DC	A(RE71)	result address
000033D0	00000000 00000000			3510+	DS	FD	gap
000033D8	00000000 00000000			3511+R1071	DS	D	R1 output
000033E0	00000000 00000000			3512+	DS	FD	gap
				3513+*			
000033E8				3514+X71	DS	0F	
000033E8	E310 8E88 0004		00001088	3515+	LG	R1,R1FUDGE	
000033EE	B982 0033			3516+	XGR	3,3	
000033F2	5830 5010		00000010	3517+	L	3,X2ADDR	load x2 source address
000033F6	E333 0000 0004		00000000	3518+	LG	3,0(3)	load source
000033FC	B982 0000			3519+	XGR	0,0	
00003400	5800 5014		00000014	3520+	L	0,B2ADDR	load b2 source address
00003404	E300 0000 0004		00000000	3521+	LG	0,0(0)	load source
0000340A				3524+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000340A	E3			3525+	DC	XL1'E3'	LLXA../LLXA.
0000340B	13			3526+	DC	HL1'19'	r1, x2
0000340C	0FFF			3527+	DC	HL2'-4294963201'	b2, dx12
0000340E	FF			3528+	DC	HL1'255'	dxh2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000340F	62			3529+	DC	XL1'62'	LLXA../LLXA.. opcode
00003410	E310 5028 0024		000033D8	3530+	STG	R1,R1071	save R1 output
00003416	07FB			3531+	BR	R11	return
00003418				3532+RE71	DC	0F	xl8 expected result
00003418				3533+	DROP	R5	
00003418	FFFFFFFF FFFFDFFE			3534	DC	XL8'FFFF FFFF FFFF FDFE'	result
00003420	AAAA0000 FFFFFFF00			3535	DC	XL8'AAAA 0000 FFFF FF00'	X2
00003428	AAAAAAAA AAAAAAAAA			3536	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3537			
00003430				3538	RXY_C	LXAH,3,0,4096,-	
00003430		00003430		3539+	DS	0FD	
00003430	00003468			3540+	USING	*,R5	base for test data and test routine
00003430	0048			3541+T72	DC	A(X72)	address of test routine
00003434	00			3542+	DC	H'72'	test number
00003436	00			3543+	DC	X'00'	
00003437	D3E7C1C8 40404040			3544+	DC	CL8'LXAH'	instruction name
00003440	000034A0			3545+	DC	A(RE72+8)	address of R2 source
00003444	000034A8			3546+	DC	A(RE72+16)	address of R3 source
00003448	00000008			3547+	DC	A(8)	result length
0000344C	00003498			3548+REA72	DC	A(RE72)	result address
00003450	00000000 00000000			3549+	DS	FD	gap
00003458	00000000 00000000			3550+R1072	DS	D	R1 output
00003460	00000000 00000000			3551+	DS	FD	gap
				3552+*			
00003468				3553+X72	DS	0F	
00003468	E310 8E88 0004		00001088	3554+	LG	R1,R1FUDGE	
0000346E	B982 0033			3555+	XGR	3,3	
00003472	5830 5010		00000010	3556+	L	3,X2ADDR	load x2 source address
00003476	E333 0000 0004		00000000	3557+	LG	3,0(3)	load source
0000347C	B982 0000			3558+	XGR	0,0	
00003480	5800 5014		00000014	3559+	L	0,B2ADDR	load b2 source address
00003484	E300 0000 0004		00000000	3560+	LG	0,0(0)	load source
0000348A				3563+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000348A	E3			3564+	DC	XL1'E3'	LLXA../LLXA.
0000348B	13			3565+	DC	HL1'19'	r1, x2
0000348C	0000			3566+	DC	HL2'0'	b2, dxl2
0000348E	FF			3567+	DC	HL1'-1'	dxh2
0000348F	62			3568+	DC	XL1'62'	LLXA../LLXA.. opcode
00003490	E310 5028 0024		00003458	3569+	STG	R1,R1072	save R1 output
00003496	07FB			3570+	BR	R11	return
00003498				3571+RE72	DC	0F	xl8 expected result
00003498				3572+	DROP	R5	
00003498	FFFFFFFF FFFFDE00			3573	DC	XL8'FFFF FFFF FFFF DE00'	result
000034A0	AAAA0000 FFFFFFF00			3574	DC	XL8'AAAA 0000 FFFF FF00'	X2
000034A8	AAAAAAAA AAAAAAAAA			3575	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3576 *			
				3577 * B2 defined			
				3578 *			
000034B0				3579	RXY_C	LXAH,0,4,0,+	
000034B0		000034B0		3580+	DS	0FD	
000034B0	000034E8			3581+	USING	*,R5	base for test data and test routine
000034B0	0049			3582+T73	DC	A(X73)	address of test routine
000034B4	00			3583+	DC	H'73'	test number
000034B6	00			3584+	DC	X'00'	
000034B7	D3E7C1C8 40404040			3585+	DC	CL8'LXAH'	instruction name
000034C0	00003520			3586+	DC	A(RE73+8)	address of R2 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000034C4	00003528			3587+	DC	A(RE73+16)	address of R3 source
000034C8	00000008			3588+	DC	A(8)	result length
000034CC	00003518			3589+REA73	DC	A(RE73)	result address
000034D0	00000000 00000000			3590+	DS	FD	gap
000034D8	00000000 00000000			3591+R1073	DS	D	R1 output
000034E0	00000000 00000000			3592+	DS	FD	gap
				3593+*			
000034E8				3594+X73	DS	0F	
000034E8	E310 8E88 0004		00001088	3595+	LG	R1,R1FUDGE	
000034EE	B982 0000			3596+	XGR	0,0	
000034F2	5800 5010		00000010	3597+	L	0,X2ADDR	load x2 source address
000034F6	E300 0000 0004		00000000	3598+	LG	0,0(0)	load source
000034FC	B982 0044			3599+	XGR	4,4	
00003500	5840 5014		00000014	3600+	L	4,B2ADDR	load b2 source address
00003504	E344 0000 0004		00000000	3601+	LG	4,0(4)	load source
0000350A				3604+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000350A	E3			3605+	DC	XL1'E3'	LLXA../LLXA.
0000350B	10			3606+	DC	HL1'16'	r1, x2
0000350C	4000			3607+	DC	HL2'16384'	b2, dx12
0000350E	00			3608+	DC	HL1'0'	dxh2
0000350F	62			3609+	DC	XL1'62'	LLXA../LLXA.. opcode
00003510	E310 5028 0024		000034D8	3610+	STG	R1,R1073	save R1 output
00003516	07FB			3611+	BR	R11	return
00003518				3612+RE73	DC	0F	xl8 expected result
00003518				3613+	DROP	R5	
00003518	AAAAAAAA AAAAAAAAAA			3614	DC	XL8'AAAA AAAA AAAA AAAA'	result
00003520	AAAAAAAA AAAAAAAAAA			3615	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00003528	AAAAAAAA AAAAAAAAAA			3616	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3617			
00003530				3618	RXY_C	LXAH,0,4,1,+	
00003530		00003530		3619+	DS	0FD	
00003530				3620+	USING	*,R5	base for test data and test routine
00003530	00003568			3621+T74	DC	A(X74)	address of test routine
00003534	004A			3622+	DC	H'74'	test number
00003536	00			3623+	DC	X'00'	
00003537	D3E7C1C8 40404040			3624+	DC	CL8'LXAH'	instruction name
00003540	000035A0			3625+	DC	A(RE74+8)	address of R2 source
00003544	000035A8			3626+	DC	A(RE74+16)	address of R3 source
00003548	00000008			3627+	DC	A(8)	result length
0000354C	00003598			3628+REA74	DC	A(RE74)	result address
00003550	00000000 00000000			3629+	DS	FD	gap
00003558	00000000 00000000			3630+R1074	DS	D	R1 output
00003560	00000000 00000000			3631+	DS	FD	gap
				3632+*			
00003568				3633+X74	DS	0F	
00003568	E310 8E88 0004		00001088	3634+	LG	R1,R1FUDGE	
0000356E	B982 0000			3635+	XGR	0,0	
00003572	5800 5010		00000010	3636+	L	0,X2ADDR	load x2 source address
00003576	E300 0000 0004		00000000	3637+	LG	0,0(0)	load source
0000357C	B982 0044			3638+	XGR	4,4	
00003580	5840 5014		00000014	3639+	L	4,B2ADDR	load b2 source address
00003584	E344 0000 0004		00000000	3640+	LG	4,0(4)	load source
0000358A				3643+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000358A	E3			3644+	DC	XL1'E3'	LLXA../LLXA.
0000358B	10			3645+	DC	HL1'16'	r1, x2
0000358C	4001			3646+	DC	HL2'16385'	b2, dx12

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000358E	00			3647+	DC	HL1'0'	dxh2
0000358F	62			3648+	DC	XL1'62'	LLXA../LLXA.. opcode
00003590	E310 5028 0024		00003558	3649+	STG	R1,R1074	save R1 output
00003596	07FB			3650+	BR	R11	return
00003598				3651+RE74	DC	0F	xl8 expected result
00003598				3652+	DROP	R5	
00003598	AAAAAAAA AAAAAAAC			3653	DC	XL8'AAAA AAAA AAAA AAAC'	result
000035A0	AAAAAAAA AAAAAAAA			3654	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000035A8	AAAAAAAA AAAAAAAA			3655	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3656			
				3657	RXY_C	LXAH,0,4,4096,+	
000035B0				3658+	DS	0FD	
000035B0		000035B0		3659+	USING	*,R5	base for test data and test routine
000035B0	000035E8			3660+T75	DC	A(X75)	address of test routine
000035B4	004B			3661+	DC	H'75'	test number
000035B6	00			3662+	DC	X'00'	
000035B7	D3E7C1C8 40404040			3663+	DC	CL8'LXAH'	instruction name
000035C0	00003620			3664+	DC	A(RE75+8)	address of R2 source
000035C4	00003628			3665+	DC	A(RE75+16)	address of R3 source
000035C8	00000008			3666+	DC	A(8)	result length
000035CC	00003618			3667+REA75	DC	A(RE75)	result address
000035D0	00000000 00000000			3668+	DS	FD	gap
000035D8	00000000 00000000			3669+R1075	DS	D	R1 output
000035E0	00000000 00000000			3670+	DS	FD	gap
				3671+*			
000035E8				3672+X75	DS	0F	
000035E8	E310 8E88 0004		00001088	3673+	LG	R1,R1FUDGE	
000035EE	B982 0000			3674+	XGR	0,0	
000035F2	5800 5010		00000010	3675+	L	0,X2ADDR	load x2 source address
000035F6	E300 0000 0004		00000000	3676+	LG	0,0(0)	load source
000035FC	B982 0044			3677+	XGR	4,4	
00003600	5840 5014		00000014	3678+	L	4,B2ADDR	load b2 source address
00003604	E344 0000 0004		00000000	3679+	LG	4,0(4)	load source
0000360A				3682+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000360A	E3			3683+	DC	XL1'E3'	LLXA../LLXA.
0000360B	10			3684+	DC	HL1'16'	r1, x2
0000360C	4000			3685+	DC	HL2'16384'	b2, dxl2
0000360E	01			3686+	DC	HL1'1'	dxh2
0000360F	62			3687+	DC	XL1'62'	LLXA../LLXA.. opcode
00003610	E310 5028 0024		000035D8	3688+	STG	R1,R1075	save R1 output
00003616	07FB			3689+	BR	R11	return
00003618				3690+RE75	DC	0F	xl8 expected result
00003618				3691+	DROP	R5	
00003618	AAAAAAAA AAAACAAA			3692	DC	XL8'AAAA AAAA AAAA CAAA'	result
00003620	AAAAAAAA AAAAAAAA			3693	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00003628	AAAAAAAA AAAAAAAA			3694	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3695			
				3696	RXY_C	LXAH,0,4,1,-	
00003630				3697+	DS	0FD	
00003630		00003630		3698+	USING	*,R5	base for test data and test routine
00003630	00003668			3699+T76	DC	A(X76)	address of test routine
00003634	004C			3700+	DC	H'76'	test number
00003636	00			3701+	DC	X'00'	
00003637	D3E7C1C8 40404040			3702+	DC	CL8'LXAH'	instruction name
00003640	000036A0			3703+	DC	A(RE76+8)	address of R2 source
00003644	000036A8			3704+	DC	A(RE76+16)	address of R3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003648	00000008			3705+	DC	A(8)	result length
0000364C	00003698			3706+REA76	DC	A(RE76)	result address
00003650	00000000 00000000			3707+	DS	FD	gap
00003658	00000000 00000000			3708+R1076	DS	D	R1 output
00003660	00000000 00000000			3709+	DS	FD	gap
				3710+*			
00003668				3711+X76	DS	0F	
00003668	E310 8E88 0004		00001088	3712+	LG	R1,R1FUDGE	
0000366E	B982 0000			3713+	XGR	0,0	
00003672	5800 5010		00000010	3714+	L	0,X2ADDR	load x2 source address
00003676	E300 0000 0004		00000000	3715+	LG	0,0(0)	load source
0000367C	B982 0044			3716+	XGR	4,4	
00003680	5840 5014		00000014	3717+	L	4,B2ADDR	load b2 source address
00003684	E344 0000 0004		00000000	3718+	LG	4,0(4)	load source
0000368A				3721+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000368A	E3			3722+	DC	XL1'E3'	LLXA../LLXA.
0000368B	10			3723+	DC	HL1'16'	r1, x2
0000368C	4FFF			3724+	DC	HL2'-4294946817'	b2, dx12
0000368E	FF			3725+	DC	HL1'255'	dxh2
0000368F	62			3726+	DC	XL1'62'	LLXA../LLXA.. opcode
00003690	E310 5028 0024		00003658	3727+	STG	R1,R1076	save R1 output
00003696	07FB			3728+	BR	R11	return
00003698				3729+RE76	DC	0F	xl8 expected result
00003698				3730+	DROP	R5	
00003698	AAAAAAAA AAAAAAAAA8			3731	DC	XL8'AAAA AAAA AAAA AAA8'	result
000036A0	AAAAAAAA AAAAAAAAAA			3732	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000036A8	AAAAAAAA AAAAAAAAAA			3733	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3734			
				3735	RXY_C	LXAH,0,4,4096,-	
000036B0				3736+	DS	0FD	
000036B0		000036B0		3737+	USING	*,R5	base for test data and test routine
000036B0	000036E8			3738+T77	DC	A(X77)	address of test routine
000036B4	004D			3739+	DC	H'77'	test number
000036B6	00			3740+	DC	X'00'	
000036B7	D3E7C1C8 40404040			3741+	DC	CL8'LXAH'	instruction name
000036C0	00003720			3742+	DC	A(RE77+8)	address of R2 source
000036C4	00003728			3743+	DC	A(RE77+16)	address of R3 source
000036C8	00000008			3744+	DC	A(8)	result length
000036CC	00003718			3745+REA77	DC	A(RE77)	result address
000036D0	00000000 00000000			3746+	DS	FD	gap
000036D8	00000000 00000000			3747+R1077	DS	D	R1 output
000036E0	00000000 00000000			3748+	DS	FD	gap
				3749+*			
000036E8				3750+X77	DS	0F	
000036E8	E310 8E88 0004		00001088	3751+	LG	R1,R1FUDGE	
000036EE	B982 0000			3752+	XGR	0,0	
000036F2	5800 5010		00000010	3753+	L	0,X2ADDR	load x2 source address
000036F6	E300 0000 0004		00000000	3754+	LG	0,0(0)	load source
000036FC	B982 0044			3755+	XGR	4,4	
00003700	5840 5014		00000014	3756+	L	4,B2ADDR	load b2 source address
00003704	E344 0000 0004		00000000	3757+	LG	4,0(4)	load source
0000370A				3760+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000370A	E3			3761+	DC	XL1'E3'	LLXA../LLXA.
0000370B	10			3762+	DC	HL1'16'	r1, x2
0000370C	4000			3763+	DC	HL2'16384'	b2, dx12
0000370E	FF			3764+	DC	HL1'-1'	dxh2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000370F	62			3765+	DC	XL1'62'	LLXA../LLXA.. opcode
00003710	E310 5028 0024		000036D8	3766+	STG	R1,R1077	save R1 output
00003716	07FB			3767+	BR	R11	return
00003718				3768+RE77	DC	0F	xl8 expected result
00003718				3769+	DROP	R5	
00003718	AAAAAAAA AAAA8AAA			3770	DC	XL8'AAAA AAAA AAAA 8AAA'	result
00003720	AAAAAAAA AAAAAAAAAA			3771	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00003728	AAAAAAAA AAAAAAAAAA			3772	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3773			
				3774 *			
				3775 * B2 defined; X2 defined - positive			
				3776 *			
				3777	RXY_C	LXAH,3,4,0,+	
00003730				3778+	DS	0FD	
00003730		00003730		3779+	USING	*,R5	base for test data and test routine
00003730	00003768			3780+T78	DC	A(X78)	address of test routine
00003734	004E			3781+	DC	H'78'	test number
00003736	00			3782+	DC	X'00'	
00003737	D3E7C1C8 40404040			3783+	DC	CL8'LXAH'	instruction name
00003740	000037A0			3784+	DC	A(RE78+8)	address of R2 source
00003744	000037A8			3785+	DC	A(RE78+16)	address of R3 source
00003748	00000008			3786+	DC	A(8)	result length
0000374C	00003798			3787+REA78	DC	A(RE78)	result address
00003750	00000000 00000000			3788+	DS	FD	gap
00003758	00000000 00000000			3789+R1078	DS	D	R1 output
00003760	00000000 00000000			3790+	DS	FD	gap
				3791+*			
00003768				3792+X78	DS	0F	
00003768	E310 8E88 0004		00001088	3793+	LG	R1,R1FUDGE	
0000376E	B982 0033			3794+	XGR	3,3	
00003772	5830 5010		00000010	3795+	L	3,X2ADDR	load x2 source address
00003776	E333 0000 0004		00000000	3796+	LG	3,0(3)	load source
0000377C	B982 0044			3797+	XGR	4,4	
00003780	5840 5014		00000014	3798+	L	4,B2ADDR	load b2 source address
00003784	E344 0000 0004		00000000	3799+	LG	4,0(4)	load source
0000378A				3802+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000378A	E3			3803+	DC	XL1'E3'	LLXA../LLXA.
0000378B	13			3804+	DC	HL1'19'	r1, x2
0000378C	4000			3805+	DC	HL2'16384'	b2, dxl2
0000378E	00			3806+	DC	HL1'0'	dxh2
0000378F	62			3807+	DC	XL1'62'	LLXA../LLXA.. opcode
00003790	E310 5028 0024		00003758	3808+	STG	R1,R1078	save R1 output
00003796	07FB			3809+	BR	R11	return
00003798				3810+RE78	DC	0F	xl8 expected result
00003798				3811+	DROP	R5	
00003798	AAAAAAAA AAAAACAA			3812	DC	XL8'AAAA AAAA AAAA ACAA'	result
000037A0	AAAA0000 00000100			3813	DC	XL8'AAAA 0000 0000 0100'	X2
000037A8	AAAAAAAA AAAAAAAAAA			3814	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3815			
				3816	RXY_C	LXAH,3,4,1,+	
000037B0				3817+	DS	0FD	
000037B0		000037B0		3818+	USING	*,R5	base for test data and test routine
000037B0	000037E8			3819+T79	DC	A(X79)	address of test routine
000037B4	004F			3820+	DC	H'79'	test number
000037B6	00			3821+	DC	X'00'	
000037B7	D3E7C1C8 40404040			3822+	DC	CL8'LXAH'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000037C0	00003820			3823+	DC	A(RE79+8) address of R2 source
000037C4	00003828			3824+	DC	A(RE79+16) address of R3 source
000037C8	00000008			3825+	DC	A(8) result length
000037CC	00003818			3826+REA79	DC	A(RE79) result address
000037D0	00000000 00000000			3827+	DS	FD gap
000037D8	00000000 00000000			3828+R1079	DS	D R1 output
000037E0	00000000 00000000			3829+	DS	FD gap
				3830+*		
000037E8				3831+X79	DS	0F
000037E8	E310 8E88 0004		00001088	3832+	LG	R1,R1FUDGE
000037EE	B982 0033			3833+	XGR	3,3
000037F2	5830 5010		00000010	3834+	L	3,X2ADDR load x2 source address
000037F6	E333 0000 0004		00000000	3835+	LG	3,0(3) load source
000037FC	B982 0044			3836+	XGR	4,4
00003800	5840 5014		00000014	3837+	L	4,B2ADDR load b2 source address
00003804	E344 0000 0004		00000000	3838+	LG	4,0(4) load source
0000380A				3841+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000380A	E3			3842+	DC	XL1'E3' LLXA../LLXA.
0000380B	13			3843+	DC	HL1'19' r1, x2
0000380C	4001			3844+	DC	HL2'16385' b2, dx12
0000380E	00			3845+	DC	HL1'0' dxh2
0000380F	62			3846+	DC	XL1'62' LLXA../LLXA.. opcode
00003810	E310 5028 0024		000037D8	3847+	STG	R1,R1079 save R1 output
00003816	07FB			3848+	BR	R11 return
00003818				3849+RE79	DC	0F xl8 expected result
00003818				3850+	DROP	R5
00003818	AAAAAAAA AAAAACAC			3851	DC	XL8'AAAA AAAA AAAA ACAC' result
00003820	AAAA0000 00000100			3852	DC	XL8'AAAA 0000 0000 0100' X2
00003828	AAAAAAAA AAAAAAAAAA			3853	DC	XL8'AAAA AAAA AAAA AAAA' b2
				3854		
00003830				3855	RXY_C	LXAH,3,4,4096,+
00003830		00003830		3856+	DS	0FD
00003830	00003868			3857+	USING	*,R5 base for test data and test routine
00003834	0050			3858+T80	DC	A(X80) address of test routine
00003836	00			3859+	DC	H'80' test number
00003837	D3E7C1C8 40404040			3860+	DC	X'00'
00003840	000038A0			3861+	DC	CL8'LXAH' instruction name
00003844	000038A8			3862+	DC	A(RE80+8) address of R2 source
00003848	00000008			3863+	DC	A(RE80+16) address of R3 source
0000384C	00003898			3864+	DC	A(8) result length
00003850	00000000 00000000			3865+REA80	DC	A(RE80) result address
00003858	00000000 00000000			3866+	DS	FD gap
00003858	00000000 00000000			3867+R1080	DS	D R1 output
00003860	00000000 00000000			3868+	DS	FD gap
				3869+*		
00003868				3870+X80	DS	0F
00003868	E310 8E88 0004		00001088	3871+	LG	R1,R1FUDGE
0000386E	B982 0033			3872+	XGR	3,3
00003872	5830 5010		00000010	3873+	L	3,X2ADDR load x2 source address
00003876	E333 0000 0004		00000000	3874+	LG	3,0(3) load source
0000387C	B982 0044			3875+	XGR	4,4
00003880	5840 5014		00000014	3876+	L	4,B2ADDR load b2 source address
00003884	E344 0000 0004		00000000	3877+	LG	4,0(4) load source
0000388A				3880+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000388A	E3			3881+	DC	XL1'E3' LLXA../LLXA.
0000388B	13			3882+	DC	HL1'19' r1, x2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000388C	4000			3883+	DC	HL2'16384'	b2, dxl2
0000388E	01			3884+	DC	HL1'1'	dxh2
0000388F	62			3885+	DC	XL1'62'	LLXA../LLXA.. opcode
00003890	E310 5028 0024		00003858	3886+	STG	R1,R1080	save R1 output
00003896	07FB			3887+	BR	R11	return
00003898				3888+RE80	DC	0F	xl8 expected result
00003898				3889+	DROP	R5	
00003898	AAAAAAAA AAAACCAA			3890	DC	XL8'AAAA AAAA AAAA CCAA'	result
000038A0	AAAA0000 00000100			3891	DC	XL8'AAAA 0000 0000 0100'	X2
000038A8	AAAAAAAA AAAAAAAAAA			3892	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3893			
000038B0				3894	RXY_C	LXAH,3,4,1,-	
000038B0		000038B0		3895+	DS	0FD	
000038B0	000038E8			3896+	USING	*,R5	base for test data and test routine
000038B4	0051			3897+T81	DC	A(X81)	address of test routine
000038B6	00			3898+	DC	H'81'	test number
000038B6	00			3899+	DC	X'00'	
000038B7	D3E7C1C8 40404040			3900+	DC	CL8'LXAH'	instruction name
000038C0	00003920			3901+	DC	A(RE81+8)	address of R2 source
000038C4	00003928			3902+	DC	A(RE81+16)	address of R3 source
000038C8	00000008			3903+	DC	A(8)	result length
000038CC	00003918			3904+REA81	DC	A(RE81)	result address
000038D0	00000000 00000000			3905+	DS	FD	gap
000038D8	00000000 00000000			3906+R1081	DS	D	R1 output
000038E0	00000000 00000000			3907+	DS	FD	gap
				3908+*			
000038E8				3909+X81	DS	0F	
000038E8	E310 8E88 0004		00001088	3910+	LG	R1,R1FUDGE	
000038EE	B982 0033			3911+	XGR	3,3	
000038F2	5830 5010		00000010	3912+	L	3,X2ADDR	load x2 source address
000038F6	E333 0000 0004		00000000	3913+	LG	3,0(3)	load source
000038FC	B982 0044			3914+	XGR	4,4	
00003900	5840 5014		00000014	3915+	L	4,B2ADDR	load b2 source address
00003904	E344 0000 0004		00000000	3916+	LG	4,0(4)	load source
0000390A				3919+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000390A	E3			3920+	DC	XL1'E3'	LLXA../LLXA.
0000390B	13			3921+	DC	HL1'19'	r1, x2
0000390C	4FFF			3922+	DC	HL2'-4294946817'	b2, dxl2
0000390E	FF			3923+	DC	HL1'255'	dxh2
0000390F	62			3924+	DC	XL1'62'	LLXA../LLXA.. opcode
00003910	E310 5028 0024		000038D8	3925+	STG	R1,R1081	save R1 output
00003916	07FB			3926+	BR	R11	return
00003918				3927+RE81	DC	0F	xl8 expected result
00003918				3928+	DROP	R5	
00003918	AAAAAAAA AAAAACAA			3929	DC	XL8'AAAA AAAA AAAA ACA8'	result
00003920	AAAA0000 00000100			3930	DC	XL8'AAAA 0000 0000 0100'	X2
00003928	AAAAAAAA AAAAAAAAAA			3931	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3932			
00003930				3933	RXY_C	LXAH,3,4,4096,-	
00003930		00003930		3934+	DS	0FD	
00003930	00003968			3935+	USING	*,R5	base for test data and test routine
00003930	00003968			3936+T82	DC	A(X82)	address of test routine
00003934	0052			3937+	DC	H'82'	test number
00003936	00			3938+	DC	X'00'	
00003937	D3E7C1C8 40404040			3939+	DC	CL8'LXAH'	instruction name
00003940	000039A0			3940+	DC	A(RE82+8)	address of R2 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003944	000039A8			3941+	DC	A(RE82+16)	address of R3 source
00003948	00000008			3942+	DC	A(8)	result length
0000394C	00003998			3943+REA82	DC	A(RE82)	result address
00003950	00000000 00000000			3944+	DS	FD	gap
00003958	00000000 00000000			3945+R1082	DS	D	R1 output
00003960	00000000 00000000			3946+	DS	FD	gap
				3947+*			
00003968				3948+X82	DS	0F	
00003968	E310 8E88 0004		00001088	3949+	LG	R1,R1FUDGE	
0000396E	B982 0033			3950+	XGR	3,3	
00003972	5830 5010		00000010	3951+	L	3,X2ADDR	load x2 source address
00003976	E333 0000 0004		00000000	3952+	LG	3,0(3)	load source
0000397C	B982 0044			3953+	XGR	4,4	
00003980	5840 5014		00000014	3954+	L	4,B2ADDR	load b2 source address
00003984	E344 0000 0004		00000000	3955+	LG	4,0(4)	load source
0000398A				3958+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000398A	E3			3959+	DC	XL1'E3'	LLXA../LLXA.
0000398B	13			3960+	DC	HL1'19'	r1, x2
0000398C	4000			3961+	DC	HL2'16384'	b2, dxl2
0000398E	FF			3962+	DC	HL1'-1'	dxh2
0000398F	62			3963+	DC	XL1'62'	LLXA../LLXA.. opcode
00003990	E310 5028 0024		00003958	3964+	STG	R1,R1082	save R1 output
00003996	07FB			3965+	BR	R11	return
00003998				3966+RE82	DC	0F	xl8 expected result
00003998				3967+	DROP	R5	
00003998	AAAAAAAA AAAA8CAA			3968	DC	XL8'AAAA AAAA AAAA 8CAA'	result
000039A0	AAAA0000 00000100			3969	DC	XL8'AAAA 0000 0000 0100'	X2
000039A8	AAAAAAAA AAAAAAAAAA			3970	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				3971			
				3972 *			
				3973 * B2 defined; X2 defined - negative			
				3974 *			
				3975	RXY_C	LXAH,3,4,0,+	
000039B0				3976+	DS	0FD	
000039B0		000039B0		3977+	USING	*,R5	base for test data and test routine
000039B0	000039E8			3978+T83	DC	A(X83)	address of test routine
000039B4	0053			3979+	DC	H'83'	test number
000039B6	00			3980+	DC	X'00'	
000039B7	D3E7C1C8 40404040			3981+	DC	CL8'LXAH'	instruction name
000039C0	00003A20			3982+	DC	A(RE83+8)	address of R2 source
000039C4	00003A28			3983+	DC	A(RE83+16)	address of R3 source
000039C8	00000008			3984+	DC	A(8)	result length
000039CC	00003A18			3985+REA83	DC	A(RE83)	result address
000039D0	00000000 00000000			3986+	DS	FD	gap
000039D8	00000000 00000000			3987+R1083	DS	D	R1 output
000039E0	00000000 00000000			3988+	DS	FD	gap
				3989+*			
000039E8				3990+X83	DS	0F	
000039E8	E310 8E88 0004		00001088	3991+	LG	R1,R1FUDGE	
000039EE	B982 0033			3992+	XGR	3,3	
000039F2	5830 5010		00000010	3993+	L	3,X2ADDR	load x2 source address
000039F6	E333 0000 0004		00000000	3994+	LG	3,0(3)	load source
000039FC	B982 0044			3995+	XGR	4,4	
00003A00	5840 5014		00000014	3996+	L	4,B2ADDR	load b2 source address
00003A04	E344 0000 0004		00000000	3997+	LG	4,0(4)	load source
00003A0A				4000+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003A0A	E3			4001+	DC	XL1'E3'	LLXA../LLXA.
00003A0B	13			4002+	DC	HL1'19'	r1, x2
00003A0C	4000			4003+	DC	HL2'16384'	b2, dxl2
00003A0E	00			4004+	DC	HL1'0'	dxh2
00003A0F	62			4005+	DC	XL1'62'	LLXA../LLXA.. opcode
00003A10	E310 5028 0024		000039D8	4006+	STG	R1,R1083	save R1 output
00003A16	07FB			4007+	BR	R11	return
00003A18				4008+RE83	DC	0F	xl8 expected result
00003A18				4009+	DROP	R5	
00003A18	AAAAAAAA AAAAA8AA			4010	DC	XL8'AAAA AAAA AAAA A8AA'	result
00003A20	AAAA0000 FFFFFFF00			4011	DC	XL8'AAAA 0000 FFFF FF00'	X2
00003A28	AAAAAAAA AAAAAAAA			4012	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4013			
				4014	RXY_C	LXAH,3,4,1,+	
00003A30				4015+	DS	0FD	
00003A30		00003A30		4016+	USING	*,R5	base for test data and test routine
00003A30	00003A68			4017+T84	DC	A(X84)	address of test routine
00003A34	0054			4018+	DC	H'84'	test number
00003A36	00			4019+	DC	X'00'	
00003A37	D3E7C1C8 40404040			4020+	DC	CL8'LXAH'	instruction name
00003A40	00003AA0			4021+	DC	A(RE84+8)	address of R2 source
00003A44	00003AA8			4022+	DC	A(RE84+16)	address of R3 source
00003A48	00000008			4023+	DC	A(8)	result length
00003A4C	00003A98			4024+REA84	DC	A(RE84)	result address
00003A50	00000000 00000000			4025+	DS	FD	gap
00003A58	00000000 00000000			4026+R1084	DS	D	R1 output
00003A60	00000000 00000000			4027+	DS	FD	gap
				4028+*			
00003A68				4029+X84	DS	0F	
00003A68	E310 8E88 0004		00001088	4030+	LG	R1,R1FUDGE	
00003A6E	B982 0033			4031+	XGR	3,3	
00003A72	5830 5010		00000010	4032+	L	3,X2ADDR	load x2 source address
00003A76	E333 0000 0004		00000000	4033+	LG	3,0(3)	load source
00003A7C	B982 0044			4034+	XGR	4,4	
00003A80	5840 5014		00000014	4035+	L	4,B2ADDR	load b2 source address
00003A84	E344 0000 0004		00000000	4036+	LG	4,0(4)	load source
00003A8A				4039+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003A8A	E3			4040+	DC	XL1'E3'	LLXA../LLXA.
00003A8B	13			4041+	DC	HL1'19'	r1, x2
00003A8C	4001			4042+	DC	HL2'16385'	b2, dxl2
00003A8E	00			4043+	DC	HL1'0'	dxh2
00003A8F	62			4044+	DC	XL1'62'	LLXA../LLXA.. opcode
00003A90	E310 5028 0024		00003A58	4045+	STG	R1,R1084	save R1 output
00003A96	07FB			4046+	BR	R11	return
00003A98				4047+RE84	DC	0F	xl8 expected result
00003A98				4048+	DROP	R5	
00003A98	AAAAAAAA AAAAA8AC			4049	DC	XL8'AAAA AAAA AAAA A8AC'	result
00003AA0	AAAA0000 FFFFFFF00			4050	DC	XL8'AAAA 0000 FFFF FF00'	X2
00003AA8	AAAAAAAA AAAAAAAA			4051	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4052			
				4053	RXY_C	LXAH,3,4,4096,+	
00003AB0				4054+	DS	0FD	
00003AB0		00003AB0		4055+	USING	*,R5	base for test data and test routine
00003AB0	00003AE8			4056+T85	DC	A(X85)	address of test routine
00003AB4	0055			4057+	DC	H'85'	test number
00003AB6	00			4058+	DC	X'00'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003AB7	D3E7C1C8 40404040			4059+	DC	CL8'LXAH'	instruction name
00003AC0	00003B20			4060+	DC	A(RE85+8)	address of R2 source
00003AC4	00003B28			4061+	DC	A(RE85+16)	address of R3 source
00003AC8	00000008			4062+	DC	A(8)	result length
00003ACC	00003B18			4063+REA85	DC	A(RE85)	result address
00003AD0	00000000 00000000			4064+	DS	FD	gap
00003AD8	00000000 00000000			4065+R1085	DS	D	R1 output
00003AE0	00000000 00000000			4066+	DS	FD	gap
				4067+*			
00003AE8				4068+X85	DS	0F	
00003AE8	E310 8E88 0004		00001088	4069+	LG	R1,R1FUDGE	
00003AEE	B982 0033			4070+	XGR	3,3	
00003AF2	5830 5010		00000010	4071+	L	3,X2ADDR	load x2 source address
00003AF6	E333 0000 0004		00000000	4072+	LG	3,0(3)	load source
00003AFC	B982 0044			4073+	XGR	4,4	
00003B00	5840 5014		00000014	4074+	L	4,B2ADDR	load b2 source address
00003B04	E344 0000 0004		00000000	4075+	LG	4,0(4)	load source
00003B0A				4078+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003B0A	E3			4079+	DC	XL1'E3'	LLXA../LLXA.
00003B0B	13			4080+	DC	HL1'19'	r1, x2
00003B0C	4000			4081+	DC	HL2'16384'	b2, dxl2
00003B0E	01			4082+	DC	HL1'1'	dxh2
00003B0F	62			4083+	DC	XL1'62'	LLXA../LLXA.. opcode
00003B10	E310 5028 0024		00003AD8	4084+	STG	R1,R1085	save R1 output
00003B16	07FB			4085+	BR	R11	return
00003B18				4086+RE85	DC	0F	xl8 expected result
00003B18				4087+	DROP	R5	
00003B18	AAAAAAAA AAAAC8AA			4088	DC	XL8'AAAA AAAA AAAA C8AA'	result
00003B20	AAAA0000 FFFFFFF00			4089	DC	XL8'AAAA 0000 FFFF FF00'	X2
00003B28	AAAAAAAA AAAAAAAAAA			4090	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4091			
				4092	RXY_C	LXAH,3,4,1,-	
00003B30				4093+	DS	0FD	
00003B30		00003B30		4094+	USING	*,R5	base for test data and test routine
00003B30	00003B68			4095+T86	DC	A(X86)	address of test routine
00003B34	0056			4096+	DC	H'86'	test number
00003B36	00			4097+	DC	X'00'	
00003B37	D3E7C1C8 40404040			4098+	DC	CL8'LXAH'	instruction name
00003B40	00003BA0			4099+	DC	A(RE86+8)	address of R2 source
00003B44	00003BA8			4100+	DC	A(RE86+16)	address of R3 source
00003B48	00000008			4101+	DC	A(8)	result length
00003B4C	00003B98			4102+REA86	DC	A(RE86)	result address
00003B50	00000000 00000000			4103+	DS	FD	gap
00003B58	00000000 00000000			4104+R1086	DS	D	R1 output
00003B60	00000000 00000000			4105+	DS	FD	gap
				4106+*			
00003B68				4107+X86	DS	0F	
00003B68	E310 8E88 0004		00001088	4108+	LG	R1,R1FUDGE	
00003B6E	B982 0033			4109+	XGR	3,3	
00003B72	5830 5010		00000010	4110+	L	3,X2ADDR	load x2 source address
00003B76	E333 0000 0004		00000000	4111+	LG	3,0(3)	load source
00003B7C	B982 0044			4112+	XGR	4,4	
00003B80	5840 5014		00000014	4113+	L	4,B2ADDR	load b2 source address
00003B84	E344 0000 0004		00000000	4114+	LG	4,0(4)	load source
00003B8A				4117+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003B8A	E3			4118+	DC	XL1'E3'	LLXA../LLXA.

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003B8B	13			4119+	DC	HL1'19'	r1, x2
00003B8C	4FFF			4120+	DC	HL2'-4294946817'	b2, dxl2
00003B8E	FF			4121+	DC	HL1'255'	dxh2
00003B8F	62			4122+	DC	XL1'62'	LLXA../LLXA.. opcode
00003B90	E310 5028 0024		00003B58	4123+	STG	R1,R1086	save R1 output
00003B96	07FB			4124+	BR	R11	return
00003B98				4125+RE86	DC	0F	xl8 expected result
00003B98				4126+	DROP	R5	
00003B98	AAAAAAAA AAAAA8A8			4127	DC	XL8'AAAA AAAA AAAA A8A8'	result
00003BA0	AAAA0000 FFFFFFF00			4128	DC	XL8'AAAA 0000 FFFF FF00'	X2
00003BA8	AAAAAAAA AAAAAAAA			4129	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4130			
00003BB0				4131	RXY_C	LXAH,3,4,4096,-	
00003BB0		00003BB0		4132+	DS	0FD	
00003BB0	00003BE8			4133+	USING	*,R5	base for test data and test routine
00003BB4	0057			4134+T87	DC	A(X87)	address of test routine
00003BB6	00			4135+	DC	H'87'	test number
00003BB7	D3E7C1C8 40404040			4136+	DC	X'00'	
00003BC0	00003C20			4137+	DC	CL8'LXAH'	instruction name
00003BC4	00003C28			4138+	DC	A(RE87+8)	address of R2 source
00003BC8	00000008			4139+	DC	A(RE87+16)	address of R3 source
00003BCC	00003C18			4140+	DC	A(8)	result length
00003BD0	00000000 00000000			4141+REA87	DC	A(RE87)	result address
00003BD8	00000000 00000000			4142+	DS	FD	gap
00003BE0	00000000 00000000			4143+R1087	DS	D	R1 output
				4144+	DS	FD	gap
				4145+*			
00003BE8				4146+X87	DS	0F	
00003BE8	E310 8E88 0004		00001088	4147+	LG	R1,R1FUDGE	
00003BEE	B982 0033			4148+	XGR	3,3	
00003BF2	5830 5010		00000010	4149+	L	3,X2ADDR	load x2 source address
00003BF6	E333 0000 0004		00000000	4150+	LG	3,0(3)	load source
00003BFC	B982 0044			4151+	XGR	4,4	
00003C00	5840 5014		00000014	4152+	L	4,B2ADDR	load b2 source address
00003C04	E344 0000 0004		00000000	4153+	LG	4,0(4)	load source
00003C0A				4156+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003C0A	E3			4157+	DC	XL1'E3'	LLXA../LLXA.
00003C0B	13			4158+	DC	HL1'19'	r1, x2
00003C0C	4000			4159+	DC	HL2'16384'	b2, dxl2
00003C0E	FF			4160+	DC	HL1'-1'	dxh2
00003C0F	62			4161+	DC	XL1'62'	LLXA../LLXA.. opcode
00003C10	E310 5028 0024		00003BD8	4162+	STG	R1,R1087	save R1 output
00003C16	07FB			4163+	BR	R11	return
00003C18				4164+RE87	DC	0F	xl8 expected result
00003C18				4165+	DROP	R5	
00003C18	AAAAAAAA AAAA88AA			4166	DC	XL8'AAAA AAAA AAAA 88AA'	result
00003C20	AAAA0000 FFFFFFF00			4167	DC	XL8'AAAA 0000 FFFF FF00'	X2
00003C28	AAAAAAAA AAAAAAAA			4168	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4169			
				4170	*-----		
				4171	* LLXAH - load logical indexed address (shift left 1)		
				4172	*-----		
				4173	*		
				4174	RXY_C	LLXAH,0,0,1,+	
00003C30				4175+	DS	0FD	
00003C30		00003C30		4176+	USING	*,R5	base for test data and test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003C30	00003C68			4177+T88	DC	A(X88)	address of test routine
00003C34	0058			4178+	DC	H'88'	test number
00003C36	00			4179+	DC	X'00'	
00003C37	D3D3E7C1 C8404040			4180+	DC	CL8'LLXAH'	instruction name
00003C40	00003CA0			4181+	DC	A(RE88+8)	address of R2 source
00003C44	00003CA8			4182+	DC	A(RE88+16)	address of R3 source
00003C48	00000008			4183+	DC	A(8)	result length
00003C4C	00003C98			4184+REA88	DC	A(RE88)	result address
00003C50	00000000 00000000			4185+	DS	FD	gap
00003C58	00000000 00000000			4186+R1088	DS	D	R1 output
00003C60	00000000 00000000			4187+	DS	FD	gap
				4188+*			
00003C68				4189+X88	DS	0F	
00003C68	E310 8E88 0004		00001088	4190+	LG	R1,R1FUDGE	
00003C6E	B982 0000			4191+	XGR	0,0	
00003C72	5800 5010		00000010	4192+	L	0,X2ADDR	load x2 source address
00003C76	E300 0000 0004		00000000	4193+	LG	0,0(0)	load source
00003C7C	B982 0000			4194+	XGR	0,0	
00003C80	5800 5014		00000014	4195+	L	0,B2ADDR	load b2 source address
00003C84	E300 0000 0004		00000000	4196+	LG	0,0(0)	load source
00003C8A				4199+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003C8A	E3			4200+	DC	XL1'E3'	LLXA../LLXA.
00003C8B	10			4201+	DC	HL1'16'	r1, x2
00003C8C	0001			4202+	DC	HL2'1'	b2, dx12
00003C8E	00			4203+	DC	HL1'0'	dxh2
00003C8F	63			4204+	DC	XL1'63'	LLXA../LLXA.. opcode
00003C90	E310 5028 0024		00003C58	4205+	STG	R1,R1088	save R1 output
00003C96	07FB			4206+	BR	R11	return
00003C98				4207+RE88	DC	0F	xl8 expected result
00003C98				4208+	DROP	R5	
00003C98	00000000 00000002			4209	DC	XL8'0000 0000 0000 0002'	result
00003CA0	AAAAAAAA AAAAAAAAAA			4210	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00003CA8	AAAAAAAA AAAAAAAAAA			4211	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4212			
				4213	RXY_C	LLXAH,0,0,4096,+	
00003CB0				4214+	DS	0FD	
00003CB0		00003CB0		4215+	USING	*,R5	base for test data and test routine
00003CB0	00003CE8			4216+T89	DC	A(X89)	address of test routine
00003CB4	0059			4217+	DC	H'89'	test number
00003CB6	00			4218+	DC	X'00'	
00003CB7	D3D3E7C1 C8404040			4219+	DC	CL8'LLXAH'	instruction name
00003CC0	00003D20			4220+	DC	A(RE89+8)	address of R2 source
00003CC4	00003D28			4221+	DC	A(RE89+16)	address of R3 source
00003CC8	00000008			4222+	DC	A(8)	result length
00003CCC	00003D18			4223+REA89	DC	A(RE89)	result address
00003CD0	00000000 00000000			4224+	DS	FD	gap
00003CD8	00000000 00000000			4225+R1089	DS	D	R1 output
00003CE0	00000000 00000000			4226+	DS	FD	gap
				4227+*			
00003CE8				4228+X89	DS	0F	
00003CE8	E310 8E88 0004		00001088	4229+	LG	R1,R1FUDGE	
00003CEE	B982 0000			4230+	XGR	0,0	
00003CF2	5800 5010		00000010	4231+	L	0,X2ADDR	load x2 source address
00003CF6	E300 0000 0004		00000000	4232+	LG	0,0(0)	load source
00003CFC	B982 0000			4233+	XGR	0,0	
00003D00	5800 5014		00000014	4234+	L	0,B2ADDR	load b2 source address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003D04	E300 0000 0004		00000000	4235+	LG	0,0(0)	load source
00003D0A				4238+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003D0A	E3			4239+	DC	XL1'E3'	LLXA../LLXA.
00003D0B	10			4240+	DC	HL1'16'	r1, x2
00003D0C	0000			4241+	DC	HL2'0'	b2, dxl2
00003D0E	01			4242+	DC	HL1'1'	dxh2
00003D0F	63			4243+	DC	XL1'63'	LLXA../LLXA.. opcode
00003D10	E310 5028 0024		00003CD8	4244+	STG	R1,R1089	save R1 output
00003D16	07FB			4245+	BR	R11	return
00003D18				4246+RE89	DC	0F	xl8 expected result
00003D18				4247+	DROP	R5	
00003D18	00000000 00002000			4248	DC	XL8'0000 0000 0000 2000'	result
00003D20	AAAAAAAA AAAAAAAAAA			4249	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00003D28	AAAAAAAA AAAAAAAAAA			4250	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4251			
				4252	RXY_C	LLXAH,0,0,1,-	
00003D30				4253+	DS	0FD	
00003D30		00003D30		4254+	USING	*,R5	base for test data and test routine
00003D30	00003D68			4255+T90	DC	A(X90)	address of test routine
00003D34	005A			4256+	DC	H'90'	test number
00003D36	00			4257+	DC	X'00'	
00003D37	D3D3E7C1 C8404040			4258+	DC	CL8'LLXAH'	instruction name
00003D40	00003DA0			4259+	DC	A(RE90+8)	address of R2 source
00003D44	00003DA8			4260+	DC	A(RE90+16)	address of R3 source
00003D48	00000008			4261+	DC	A(8)	result length
00003D4C	00003D98			4262+REA90	DC	A(RE90)	result address
00003D50	00000000 00000000			4263+	DS	FD	gap
00003D58	00000000 00000000			4264+R1090	DS	D	R1 output
00003D60	00000000 00000000			4265+	DS	FD	gap
				4266+*			
00003D68				4267+X90	DS	0F	
00003D68	E310 8E88 0004		00001088	4268+	LG	R1,R1FUDGE	
00003D6E	B982 0000			4269+	XGR	0,0	
00003D72	5800 5010		00000010	4270+	L	0,X2ADDR	load x2 source address
00003D76	E300 0000 0004		00000000	4271+	LG	0,0(0)	load source
00003D7C	B982 0000			4272+	XGR	0,0	
00003D80	5800 5014		00000014	4273+	L	0,B2ADDR	load b2 source address
00003D84	E300 0000 0004		00000000	4274+	LG	0,0(0)	load source
00003D8A				4277+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003D8A	E3			4278+	DC	XL1'E3'	LLXA../LLXA.
00003D8B	10			4279+	DC	HL1'16'	r1, x2
00003D8C	0FFF			4280+	DC	HL2'-4294963201'	b2, dxl2
00003D8E	FF			4281+	DC	HL1'255'	dxh2
00003D8F	63			4282+	DC	XL1'63'	LLXA../LLXA.. opcode
00003D90	E310 5028 0024		00003D58	4283+	STG	R1,R1090	save R1 output
00003D96	07FB			4284+	BR	R11	return
00003D98				4285+RE90	DC	0F	xl8 expected result
00003D98				4286+	DROP	R5	
00003D98	00000001 FFFFFFFE			4287	DC	XL8'0000 0001 FFFF FFFE'	result
00003DA0	AAAAAAAA AAAAAAAAAA			4288	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00003DA8	AAAAAAAA AAAAAAAAAA			4289	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4290			
				4291	RXY_C	LLXAH,0,0,4096,-	
00003DB0				4292+	DS	0FD	
00003DB0		00003DB0		4293+	USING	*,R5	base for test data and test routine
00003DB0	00003DE8			4294+T91	DC	A(X91)	address of test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003DB4	005B			4295+	DC	H'91'	test number
00003DB6	00			4296+	DC	X'00'	
00003DB7	D3D3E7C1 C8404040			4297+	DC	CL8'LLXAH'	instruction name
00003DC0	00003E20			4298+	DC	A(RE91+8)	address of R2 source
00003DC4	00003E28			4299+	DC	A(RE91+16)	address of R3 source
00003DC8	00000008			4300+	DC	A(8)	result length
00003DCC	00003E18			4301+REA91	DC	A(RE91)	result address
00003DD0	00000000 00000000			4302+	DS	FD	gap
00003DD8	00000000 00000000			4303+R1091	DS	D	R1 output
00003DE0	00000000 00000000			4304+	DS	FD	gap
				4305+*			
00003DE8				4306+X91	DS	0F	
00003DE8	E310 8E88 0004		00001088	4307+	LG	R1,R1FUDGE	
00003DEE	B982 0000			4308+	XGR	0,0	
00003DF2	5800 5010		00000010	4309+	L	0,X2ADDR	load x2 source address
00003DF6	E300 0000 0004		00000000	4310+	LG	0,0(0)	load source
00003DFC	B982 0000			4311+	XGR	0,0	
00003E00	5800 5014		00000014	4312+	L	0,B2ADDR	load b2 source address
00003E04	E300 0000 0004		00000000	4313+	LG	0,0(0)	load source
00003E0A				4316+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003E0A	E3			4317+	DC	XL1'E3'	LLXA../LLXA.
00003E0B	10			4318+	DC	HL1'16'	r1, x2
00003E0C	0000			4319+	DC	HL2'0'	b2, dx12
00003E0E	FF			4320+	DC	HL1'-1'	dxh2
00003E0F	63			4321+	DC	XL1'63'	LLXA../LLXA.. opcode
00003E10	E310 5028 0024		00003DD8	4322+	STG	R1,R1091	save R1 output
00003E16	07FB			4323+	BR	R11	return
00003E18				4324+RE91	DC	0F	xl8 expected result
00003E18				4325+	DROP	R5	
00003E18	00000001 FFFFE000			4326	DC	XL8'0000 0001 FFFF E000'	result
00003E20	AAAAAAAA AAAAAAAAAA			4327	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00003E28	AAAAAAAA AAAAAAAAAA			4328	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4329			
				4330 *			
				4331 * X2 defined - positive			
				4332 *			
00003E30				4333	RXY_C	LLXAH,3,0,0,+	
00003E30		00003E30		4334+	DS	0FD	
00003E30	00003E68			4335+	USING	*,R5	base for test data and test routine
00003E34	005C			4336+T92	DC	A(X92)	address of test routine
00003E36	00			4337+	DC	H'92'	test number
00003E36	00			4338+	DC	X'00'	
00003E37	D3D3E7C1 C8404040			4339+	DC	CL8'LLXAH'	instruction name
00003E40	00003EA0			4340+	DC	A(RE92+8)	address of R2 source
00003E44	00003EA8			4341+	DC	A(RE92+16)	address of R3 source
00003E48	00000008			4342+	DC	A(8)	result length
00003E4C	00003E98			4343+REA92	DC	A(RE92)	result address
00003E50	00000000 00000000			4344+	DS	FD	gap
00003E58	00000000 00000000			4345+R1092	DS	D	R1 output
00003E60	00000000 00000000			4346+	DS	FD	gap
				4347+*			
00003E68				4348+X92	DS	0F	
00003E68	E310 8E88 0004		00001088	4349+	LG	R1,R1FUDGE	
00003E6E	B982 0033			4350+	XGR	3,3	
00003E72	5830 5010		00000010	4351+	L	3,X2ADDR	load x2 source address
00003E76	E333 0000 0004		00000000	4352+	LG	3,0(3)	load source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003E7C	B982 0000			4353+	XGR	0,0	
00003E80	5800 5014		00000014	4354+	L	0,B2ADDR	load b2 source address
00003E84	E300 0000 0004		00000000	4355+	LG	0,0(0)	load source
00003E8A				4358+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003E8A	E3			4359+	DC	XL1'E3'	LLXA../LLXA.
00003E8B	13			4360+	DC	HL1'19'	r1, x2
00003E8C	0000			4361+	DC	HL2'0'	b2, dxl2
00003E8E	00			4362+	DC	HL1'0'	dxh2
00003E8F	63			4363+	DC	XL1'63'	LLXA../LLXA.. opcode
00003E90	E310 5028 0024		00003E58	4364+	STG	R1,R1092	save R1 output
00003E96	07FB			4365+	BR	R11	return
00003E98				4366+RE92	DC	0F	xl8 expected result
00003E98				4367+	DROP	R5	
00003E98	00000000 00000200			4368	DC	XL8'0000 0000 0000 0200'	result
00003EA0	AAAA0000 00000100			4369	DC	XL8'AAAA 0000 0000 0100'	X2
00003EA8	AAAAAAAA AAAAAAAAAA			4370	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4371			
00003EB0				4372	RXY_C	LLXAH,3,0,1,+	
00003EB0		00003EB0		4373+	DS	0FD	
00003EB0	00003EE8			4374+	USING	*,R5	base for test data and test routine
00003EB4	005D			4375+T93	DC	A(X93)	address of test routine
00003EB6	00			4376+	DC	H'93'	test number
00003EB6	00			4377+	DC	X'00'	
00003EB7	D3D3E7C1 C8404040			4378+	DC	CL8'LLXAH'	instruction name
00003EC0	00003F20			4379+	DC	A(RE93+8)	address of R2 source
00003EC4	00003F28			4380+	DC	A(RE93+16)	address of R3 source
00003EC8	00000008			4381+	DC	A(8)	result length
00003ECC	00003F18			4382+REA93	DC	A(RE93)	result address
00003ED0	00000000 00000000			4383+	DS	FD	gap
00003ED8	00000000 00000000			4384+R1093	DS	D	R1 output
00003EE0	00000000 00000000			4385+	DS	FD	gap
				4386+*			
00003EE8				4387+X93	DS	0F	
00003EE8	E310 8E88 0004		00001088	4388+	LG	R1,R1FUDGE	
00003EEE	B982 0033			4389+	XGR	3,3	
00003EF2	5830 5010		00000010	4390+	L	3,X2ADDR	load x2 source address
00003EF6	E333 0000 0004		00000000	4391+	LG	3,0(3)	load source
00003EFC	B982 0000			4392+	XGR	0,0	
00003F00	5800 5014		00000014	4393+	L	0,B2ADDR	load b2 source address
00003F04	E300 0000 0004		00000000	4394+	LG	0,0(0)	load source
00003F0A				4397+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003F0A	E3			4398+	DC	XL1'E3'	LLXA../LLXA.
00003F0B	13			4399+	DC	HL1'19'	r1, x2
00003F0C	0001			4400+	DC	HL2'1'	b2, dxl2
00003F0E	00			4401+	DC	HL1'0'	dxh2
00003F0F	63			4402+	DC	XL1'63'	LLXA../LLXA.. opcode
00003F10	E310 5028 0024		00003ED8	4403+	STG	R1,R1093	save R1 output
00003F16	07FB			4404+	BR	R11	return
00003F18				4405+RE93	DC	0F	xl8 expected result
00003F18				4406+	DROP	R5	
00003F18	00000000 00000202			4407	DC	XL8'0000 0000 0000 0202'	result
00003F20	AAAA0000 00000100			4408	DC	XL8'AAAA 0000 0000 0100'	X2
00003F28	AAAAAAAA AAAAAAAAAA			4409	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4410			
00003F30				4411	RXY_C	LLXAH,3,0,4096,+	
				4412+	DS	0FD	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00003F30		00003F30		4413+	USING *,R5	base for test data and test routine
00003F30	00003F68			4414+T94	DC A(X94)	address of test routine
00003F34	005E			4415+	DC H'94'	test number
00003F36	00			4416+	DC X'00'	
00003F37	D3D3E7C1 C8404040			4417+	DC CL8'LLXAH'	instruction name
00003F40	00003FA0			4418+	DC A(RE94+8)	address of R2 source
00003F44	00003FA8			4419+	DC A(RE94+16)	address of R3 source
00003F48	00000008			4420+	DC A(8)	result length
00003F4C	00003F98			4421+REA94	DC A(RE94)	result address
00003F50	00000000 00000000			4422+	DS FD	gap
00003F58	00000000 00000000			4423+R1094	DS D	R1 output
00003F60	00000000 00000000			4424+	DS FD	gap
				4425+*		
00003F68				4426+X94	DS 0F	
00003F68	E310 8E88 0004		00001088	4427+	LG R1,R1FUDGE	
00003F6E	B982 0033			4428+	XGR 3,3	
00003F72	5830 5010		00000010	4429+	L 3,X2ADDR	load x2 source address
00003F76	E333 0000 0004		00000000	4430+	LG 3,0(3)	load source
00003F7C	B982 0000			4431+	XGR 0,0	
00003F80	5800 5014		00000014	4432+	L 0,B2ADDR	load b2 source address
00003F84	E300 0000 0004		00000000	4433+	LG 0,0(0)	load source
00003F8A				4436+	DS 0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00003F8A	E3			4437+	DC XL1'E3'	LLXA../LLXA.
00003F8B	13			4438+	DC HL1'19'	r1, x2
00003F8C	0000			4439+	DC HL2'0'	b2, dxl2
00003F8E	01			4440+	DC HL1'1'	dxh2
00003F8F	63			4441+	DC XL1'63'	LLXA../LLXA.. opcode
00003F90	E310 5028 0024		00003F58	4442+	STG R1,R1094	save R1 output
00003F96	07FB			4443+	BR R11	return
00003F98				4444+RE94	DC 0F	xl8 expected result
00003F98				4445+	DROP R5	
00003F98	00000000 00002200			4446	DC XL8'0000 0000 0000 2200'	result
00003FA0	AAAA0000 00000100			4447	DC XL8'AAAA 0000 0000 0100'	X2
00003FA8	AAAAAAAA AAAAAAAAAA			4448	DC XL8'AAAA AAAA AAAA AAAA'	b2
				4449		
00003FB0				4450	RXY_C LLXAH,3,0,1,-	
00003FB0		00003FB0		4451+	DS 0FD	
00003FB0	00003FE8			4452+	USING *,R5	base for test data and test routine
00003FB4	005F			4453+T95	DC A(X95)	address of test routine
00003FB6	00			4454+	DC H'95'	test number
00003FB6	00			4455+	DC X'00'	
00003FB7	D3D3E7C1 C8404040			4456+	DC CL8'LLXAH'	instruction name
00003FC0	00004020			4457+	DC A(RE95+8)	address of R2 source
00003FC4	00004028			4458+	DC A(RE95+16)	address of R3 source
00003FC8	00000008			4459+	DC A(8)	result length
00003FCC	00004018			4460+REA95	DC A(RE95)	result address
00003FD0	00000000 00000000			4461+	DS FD	gap
00003FD8	00000000 00000000			4462+R1095	DS D	R1 output
00003FE0	00000000 00000000			4463+	DS FD	gap
				4464+*		
00003FE8				4465+X95	DS 0F	
00003FE8	E310 8E88 0004		00001088	4466+	LG R1,R1FUDGE	
00003FEE	B982 0033			4467+	XGR 3,3	
00003FF2	5830 5010		00000010	4468+	L 3,X2ADDR	load x2 source address
00003FF6	E333 0000 0004		00000000	4469+	LG 3,0(3)	load source
00003FFC	B982 0000			4470+	XGR 0,0	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004000	5800 5014		00000014	4471+	L	0,B2ADDR	load b2 source address
00004004	E300 0000 0004		00000000	4472+	LG	0,0(0)	load source
0000400A				4475+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000400A	E3			4476+	DC	XL1'E3'	LLXA../LLXA.
0000400B	13			4477+	DC	HL1'19'	r1, x2
0000400C	0FFF			4478+	DC	HL2'-4294963201'	b2, dxl2
0000400E	FF			4479+	DC	HL1'255'	dxh2
0000400F	63			4480+	DC	XL1'63'	LLXA../LLXA.. opcode
00004010	E310 5028 0024		00003FD8	4481+	STG	R1,R1095	save R1 output
00004016	07FB			4482+	BR	R11	return
00004018				4483+RE95	DC	0F	xl8 expected result
00004018				4484+	DROP	R5	
00004018	00000000 000001FE			4485	DC	XL8'0000 0000 0000 01FE'	result
00004020	AAAA0000 00000100			4486	DC	XL8'AAAA 0000 0000 0100'	X2
00004028	AAAAAAAA AAAAAAAAAA			4487	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4488			
				4489	RXY_C	LLXAH,3,0,4096,-	
00004030				4490+	DS	0FD	
00004030		00004030		4491+	USING	*,R5	base for test data and test routine
00004030	00004068			4492+T96	DC	A(X96)	address of test routine
00004034	0060			4493+	DC	H'96'	test number
00004036	00			4494+	DC	X'00'	
00004037	D3D3E7C1 C8404040			4495+	DC	CL8'LLXAH'	instruction name
00004040	000040A0			4496+	DC	A(RE96+8)	address of R2 source
00004044	000040A8			4497+	DC	A(RE96+16)	address of R3 source
00004048	00000008			4498+	DC	A(8)	result length
0000404C	00004098			4499+REA96	DC	A(RE96)	result address
00004050	00000000 00000000			4500+	DS	FD	gap
00004058	00000000 00000000			4501+R1096	DS	D	R1 output
00004060	00000000 00000000			4502+	DS	FD	gap
				4503+*			
00004068				4504+X96	DS	0F	
00004068	E310 8E88 0004		00001088	4505+	LG	R1,R1FUDGE	
0000406E	B982 0033			4506+	XGR	3,3	
00004072	5830 5010		00000010	4507+	L	3,X2ADDR	load x2 source address
00004076	E333 0000 0004		00000000	4508+	LG	3,0(3)	load source
0000407C	B982 0000			4509+	XGR	0,0	
00004080	5800 5014		00000014	4510+	L	0,B2ADDR	load b2 source address
00004084	E300 0000 0004		00000000	4511+	LG	0,0(0)	load source
0000408A				4514+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000408A	E3			4515+	DC	XL1'E3'	LLXA../LLXA.
0000408B	13			4516+	DC	HL1'19'	r1, x2
0000408C	0000			4517+	DC	HL2'0'	b2, dxl2
0000408E	FF			4518+	DC	HL1'-1'	dxh2
0000408F	63			4519+	DC	XL1'63'	LLXA../LLXA.. opcode
00004090	E310 5028 0024		00004058	4520+	STG	R1,R1096	save R1 output
00004096	07FB			4521+	BR	R11	return
00004098				4522+RE96	DC	0F	xl8 expected result
00004098				4523+	DROP	R5	
00004098	00000001 FFFFE200			4524	DC	XL8'0000 0001 FFFF E200'	result
000040A0	AAAA0000 00000100			4525	DC	XL8'AAAA 0000 0000 0100'	X2
000040A8	AAAAAAAA AAAAAAAAAA			4526	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4527			
				4528 *			
				4529 * X2 defined - negative			
				4530 *			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000040B0				4531	RXY_C	LLXAH,3,0,0,+
000040B0				4532+	DS	0FD
000040B0		000040B0		4533+	USING	*,R5
000040B0	000040E8			4534+T97	DC	A(X97)
000040B4	0061			4535+	DC	H'97'
000040B6	00			4536+	DC	X'00'
000040B7	D3D3E7C1 C8404040			4537+	DC	CL8'LLXAH'
000040C0	00004120			4538+	DC	A(RE97+8)
000040C4	00004128			4539+	DC	A(RE97+16)
000040C8	00000008			4540+	DC	A(8)
000040CC	00004118			4541+REA97	DC	A(RE97)
000040D0	00000000 00000000			4542+	DS	FD
000040D8	00000000 00000000			4543+R1097	DS	D
000040E0	00000000 00000000			4544+	DS	FD
				4545+*		
000040E8				4546+X97	DS	0F
000040E8	E310 8E88 0004		00001088	4547+	LG	R1,R1FUDGE
000040EE	B982 0033			4548+	XGR	3,3
000040F2	5830 5010		00000010	4549+	L	3,X2ADDR
000040F6	E333 0000 0004		00000000	4550+	LG	3,0(3)
000040FC	B982 0000			4551+	XGR	0,0
00004100	5800 5014		00000014	4552+	L	0,B2ADDR
00004104	E300 0000 0004		00000000	4553+	LG	0,0(0)
0000410A				4556+	DS	0H
0000410A	E3			4557+	DC	XL1'E3'
0000410B	13			4558+	DC	HL1'19'
0000410C	0000			4559+	DC	HL2'0'
0000410E	00			4560+	DC	HL1'0'
0000410F	63			4561+	DC	XL1'63'
00004110	E310 5028 0024		000040D8	4562+	STG	R1,R1097
00004116	07FB			4563+	BR	R11
00004118				4564+RE97	DC	0F
00004118				4565+	DROP	R5
00004118	00000001 FFFFFFFE00			4566	DC	XL8'0000 0001 FFFF FE00'
00004120	AAAA0000 FFFFFFFF00			4567	DC	XL8'AAAA 0000 FFFF FF00'
00004128	AAAAAAAA AAAAAAAAAA			4568	DC	XL8'AAAA AAAA AAAA AAAA'
				4569		
				4570	RXY_C	LLXAH,3,0,1,+
00004130				4571+	DS	0FD
00004130		00004130		4572+	USING	*,R5
00004130	00004168			4573+T98	DC	A(X98)
00004134	0062			4574+	DC	H'98'
00004136	00			4575+	DC	X'00'
00004137	D3D3E7C1 C8404040			4576+	DC	CL8'LLXAH'
00004140	000041A0			4577+	DC	A(RE98+8)
00004144	000041A8			4578+	DC	A(RE98+16)
00004148	00000008			4579+	DC	A(8)
0000414C	00004198			4580+REA98	DC	A(RE98)
00004150	00000000 00000000			4581+	DS	FD
00004158	00000000 00000000			4582+R1098	DS	D
00004160	00000000 00000000			4583+	DS	FD
				4584+*		
00004168				4585+X98	DS	0F
00004168	E310 8E88 0004		00001088	4586+	LG	R1,R1FUDGE
0000416E	B982 0033			4587+	XGR	3,3
00004172	5830 5010		00000010	4588+	L	3,X2ADDR

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00004176	E333 0000 0004		00000000	4589+	LG	3,0(3)	load source	
0000417C	B982 0000			4590+	XGR	0,0		
00004180	5800 5014		00000014	4591+	L	0,B2ADDR	load b2 source address	
00004184	E300 0000 0004		00000000	4592+	LG	0,0(0)	load source	
0000418A				4595+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)	
0000418A	E3			4596+	DC	XL1'E3'	LLXA../LLXA.	
0000418B	13			4597+	DC	HL1'19'	r1, x2	
0000418C	0001			4598+	DC	HL2'1'	b2, dxl2	
0000418E	00			4599+	DC	HL1'0'	dxh2	
0000418F	63			4600+	DC	XL1'63'	LLXA../LLXA.. opcode	
00004190	E310 5028 0024		00004158	4601+	STG	R1,R1098	save R1 output	
00004196	07FB			4602+	BR	R11	return	
00004198				4603+RE98	DC	0F	xl8 expected result	
00004198				4604+	DROP	R5		
00004198	00000001 FFFFE02			4605	DC	XL8'0000 0001 FFFF FE02'	result	
000041A0	AAAA0000 FFFFFFF00			4606	DC	XL8'AAAA 0000 FFFF FF00'	X2	
000041A8	AAAAAAAA AAAAAAAAA			4607	DC	XL8'AAAA AAAA AAAA AAAA'	b2	
				4608				
000041B0				4609	RXY_C	LLXAH,3,0,4096,+		
000041B0		000041B0		4610+	DS	0FD		
000041B0	000041E8			4611+	USING	*,R5	base for test data and test routine	
000041B4	0063			4612+T99	DC	A(X99)	address of test routine	
000041B6	00			4613+	DC	H'99'	test number	
000041B6	00			4614+	DC	X'00'		
000041B7	D3D3E7C1 C8404040			4615+	DC	CL8'LLXAH'	instruction name	
000041C0	00004220			4616+	DC	A(RE99+8)	address of R2 source	
000041C4	00004228			4617+	DC	A(RE99+16)	address of R3 source	
000041C8	00000008			4618+	DC	A(8)	result length	
000041CC	00004218			4619+REA99	DC	A(RE99)	result address	
000041D0	00000000 00000000			4620+	DS	FD	gap	
000041D8	00000000 00000000			4621+R1099	DS	D	R1 output	
000041E0	00000000 00000000			4622+	DS	FD	gap	
				4623+*				
000041E8				4624+X99	DS	0F		
000041E8	E310 8E88 0004		00001088	4625+	LG	R1,R1FUDGE		
000041EE	B982 0033			4626+	XGR	3,3		
000041F2	5830 5010		00000010	4627+	L	3,X2ADDR	load x2 source address	
000041F6	E333 0000 0004		00000000	4628+	LG	3,0(3)	load source	
000041FC	B982 0000			4629+	XGR	0,0		
00004200	5800 5014		00000014	4630+	L	0,B2ADDR	load b2 source address	
00004204	E300 0000 0004		00000000	4631+	LG	0,0(0)	load source	
0000420A				4634+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)	
0000420A	E3			4635+	DC	XL1'E3'	LLXA../LLXA.	
0000420B	13			4636+	DC	HL1'19'	r1, x2	
0000420C	0000			4637+	DC	HL2'0'	b2, dxl2	
0000420E	01			4638+	DC	HL1'1'	dxh2	
0000420F	63			4639+	DC	XL1'63'	LLXA../LLXA.. opcode	
00004210	E310 5028 0024		000041D8	4640+	STG	R1,R1099	save R1 output	
00004216	07FB			4641+	BR	R11	return	
00004218				4642+RE99	DC	0F	xl8 expected result	
00004218				4643+	DROP	R5		
00004218	00000000 00001E00			4644	DC	XL8'0000 0000 0000 1E00'	result	
00004220	AAAA0000 FFFFFFF00			4645	DC	XL8'AAAA 0000 FFFF FF00'	X2	
00004228	AAAAAAAA AAAAAAAAA			4646	DC	XL8'AAAA AAAA AAAA AAAA'	b2	
				4647				
				4648	RXY_C	LLXAH,3,0,1,-		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004230				4649+	DS	0FD	
00004230		00004230		4650+	USING	*,R5	base for test data and test routine
00004230	00004268			4651+T100	DC	A(X100)	address of test routine
00004234	0064			4652+	DC	H'100'	test number
00004236	00			4653+	DC	X'00'	
00004237	D3D3E7C1 C8404040			4654+	DC	CL8'LLXAH'	instruction name
00004240	000042A0			4655+	DC	A(RE100+8)	address of R2 source
00004244	000042A8			4656+	DC	A(RE100+16)	address of R3 source
00004248	00000008			4657+	DC	A(8)	result length
0000424C	00004298			4658+REA100	DC	A(RE100)	result address
00004250	00000000 00000000			4659+	DS	FD	gap
00004258	00000000 00000000			4660+R10100	DS	D	R1 output
00004260	00000000 00000000			4661+	DS	FD	gap
				4662+*			
00004268				4663+X100	DS	0F	
00004268	E310 8E88 0004		00001088	4664+	LG	R1,R1FUDGE	
0000426E	B982 0033			4665+	XGR	3,3	
00004272	5830 5010		00000010	4666+	L	3,X2ADDR	load x2 source address
00004276	E333 0000 0004		00000000	4667+	LG	3,0(3)	load source
0000427C	B982 0000			4668+	XGR	0,0	
00004280	5800 5014		00000014	4669+	L	0,B2ADDR	load b2 source address
00004284	E300 0000 0004		00000000	4670+	LG	0,0(0)	load source
0000428A				4673+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000428A	E3			4674+	DC	XL1'E3'	LLXA../LLXA.
0000428B	13			4675+	DC	HL1'19'	r1, x2
0000428C	0FFF			4676+	DC	HL2'-4294963201'	b2, dx12
0000428E	FF			4677+	DC	HL1'255'	dxh2
0000428F	63			4678+	DC	XL1'63'	LLXA../LLXA.. opcode
00004290	E310 5028 0024		00004258	4679+	STG	R1,R10100	save R1 output
00004296	07FB			4680+	BR	R11	return
00004298				4681+RE100	DC	0F	xl8 expected result
00004298				4682+	DROP	R5	
00004298	00000001 FFFFFFFD			4683	DC	XL8'0000 0001 FFFF FDFE'	result
000042A0	AAAA0000 FFFFFFF0			4684	DC	XL8'AAAA 0000 FFFF FF00'	X2
000042A8	AAAAAAAA AAAAAAAAAA			4685	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4686			
				4687	RXY_C	LLXAH,3,0,4096,-	
000042B0				4688+	DS	0FD	
000042B0		000042B0		4689+	USING	*,R5	base for test data and test routine
000042B0	000042E8			4690+T101	DC	A(X101)	address of test routine
000042B4	0065			4691+	DC	H'101'	test number
000042B6	00			4692+	DC	X'00'	
000042B7	D3D3E7C1 C8404040			4693+	DC	CL8'LLXAH'	instruction name
000042C0	00004320			4694+	DC	A(RE101+8)	address of R2 source
000042C4	00004328			4695+	DC	A(RE101+16)	address of R3 source
000042C8	00000008			4696+	DC	A(8)	result length
000042CC	00004318			4697+REA101	DC	A(RE101)	result address
000042D0	00000000 00000000			4698+	DS	FD	gap
000042D8	00000000 00000000			4699+R10101	DS	D	R1 output
000042E0	00000000 00000000			4700+	DS	FD	gap
				4701+*			
000042E8				4702+X101	DS	0F	
000042E8	E310 8E88 0004		00001088	4703+	LG	R1,R1FUDGE	
000042EE	B982 0033			4704+	XGR	3,3	
000042F2	5830 5010		00000010	4705+	L	3,X2ADDR	load x2 source address
000042F6	E333 0000 0004		00000000	4706+	LG	3,0(3)	load source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000042FC	B982 0000			4707+	XGR	0,0	
00004300	5800 5014		00000014	4708+	L	0,B2ADDR	load b2 source address
00004304	E300 0000 0004		00000000	4709+	LG	0,0(0)	load source
0000430A				4712+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000430A	E3			4713+	DC	XL1'E3'	LLXA../LLXA.
0000430B	13			4714+	DC	HL1'19'	r1, x2
0000430C	0000			4715+	DC	HL2'0'	b2, dxl2
0000430E	FF			4716+	DC	HL1'-1'	dxh2
0000430F	63			4717+	DC	XL1'63'	LLXA../LLXA.. opcode
00004310	E310 5028 0024		000042D8	4718+	STG	R1,R10101	save R1 output
00004316	07FB			4719+	BR	R11	return
00004318				4720+RE101	DC	0F	xl8 expected result
00004318				4721+	DROP	R5	
00004318	00000001 FFFFDE00			4722	DC	XL8'0000 0001 FFFF DE00'	result
00004320	AAAA0000 FFFFFFF00			4723	DC	XL8'AAAA 0000 FFFF FF00'	X2
00004328	AAAAAAAA AAAAAAAAA			4724	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4725 *			
				4726 * B2 defined			
				4727 *			
				4728	RXY_C	LLXAH,0,4,0,+	
00004330				4729+	DS	0FD	
00004330		00004330		4730+	USING	*,R5	base for test data and test routine
00004330	00004368			4731+T102	DC	A(X102)	address of test routine
00004334	0066			4732+	DC	H'102'	test number
00004336	00			4733+	DC	X'00'	
00004337	D3D3E7C1 C8404040			4734+	DC	CL8'LLXAH'	instruction name
00004340	000043A0			4735+	DC	A(RE102+8)	address of R2 source
00004344	000043A8			4736+	DC	A(RE102+16)	address of R3 source
00004348	00000008			4737+	DC	A(8)	result length
0000434C	00004398			4738+REA102	DC	A(RE102)	result address
00004350	00000000 00000000			4739+	DS	FD	gap
00004358	00000000 00000000			4740+R10102	DS	D	R1 output
00004360	00000000 00000000			4741+	DS	FD	gap
				4742+*			
00004368				4743+X102	DS	0F	
00004368	E310 8E88 0004		00001088	4744+	LG	R1,R1FUDGE	
0000436E	B982 0000			4745+	XGR	0,0	
00004372	5800 5010		00000010	4746+	L	0,X2ADDR	load x2 source address
00004376	E300 0000 0004		00000000	4747+	LG	0,0(0)	load source
0000437C	B982 0044			4748+	XGR	4,4	
00004380	5840 5014		00000014	4749+	L	4,B2ADDR	load b2 source address
00004384	E344 0000 0004		00000000	4750+	LG	4,0(4)	load source
0000438A				4753+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000438A	E3			4754+	DC	XL1'E3'	LLXA../LLXA.
0000438B	10			4755+	DC	HL1'16'	r1, x2
0000438C	4000			4756+	DC	HL2'16384'	b2, dxl2
0000438E	00			4757+	DC	HL1'0'	dxh2
0000438F	63			4758+	DC	XL1'63'	LLXA../LLXA.. opcode
00004390	E310 5028 0024		00004358	4759+	STG	R1,R10102	save R1 output
00004396	07FB			4760+	BR	R11	return
00004398				4761+RE102	DC	0F	xl8 expected result
00004398				4762+	DROP	R5	
00004398	AAAAAAAA AAAAAAAAA			4763	DC	XL8'AAAA AAAA AAAA AAAA'	result
000043A0	AAAAAAAA AAAAAAAAA			4764	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000043A8	AAAAAAAA AAAAAAAAA			4765	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4766			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000043B0				4767	RXY_C	LLXAH,0,4,1,+
000043B0				4768+	DS	0FD
000043B0		000043B0		4769+	USING	*,R5
000043B0	000043E8			4770+T103	DC	A(X103)
000043B4	0067			4771+	DC	H'103'
000043B6	00			4772+	DC	X'00'
000043B7	D3D3E7C1 C8404040			4773+	DC	CL8'LLXAH'
000043C0	00004420			4774+	DC	A(RE103+8)
000043C4	00004428			4775+	DC	A(RE103+16)
000043C8	00000008			4776+	DC	A(8)
000043CC	00004418			4777+REA103	DC	A(RE103)
000043D0	00000000 00000000			4778+	DS	FD
000043D8	00000000 00000000			4779+R10103	DS	D
000043E0	00000000 00000000			4780+	DS	FD
				4781+*		
000043E8				4782+X103	DS	0F
000043E8	E310 8E88 0004		00001088	4783+	LG	R1,R1FUDGE
000043EE	B982 0000			4784+	XGR	0,0
000043F2	5800 5010		00000010	4785+	L	0,X2ADDR
000043F6	E300 0000 0004		00000000	4786+	LG	0,0(0)
000043FC	B982 0044			4787+	XGR	4,4
00004400	5840 5014		00000014	4788+	L	4,B2ADDR
00004404	E344 0000 0004		00000000	4789+	LG	4,0(4)
0000440A				4792+	DS	0H
0000440A	E3			4793+	DC	XL1'E3'
0000440B	10			4794+	DC	HL1'16'
0000440C	4001			4795+	DC	HL2'16385'
0000440E	00			4796+	DC	HL1'0'
0000440F	63			4797+	DC	XL1'63'
00004410	E310 5028 0024		000043D8	4798+	STG	R1,R10103
00004416	07FB			4799+	BR	R11
00004418				4800+RE103	DC	0F
00004418				4801+	DROP	R5
00004418	AAAAAAAA AAAAAAAC			4802	DC	XL8'AAAA AAAA AAAA AAAC'
00004420	AAAAAAAA AAAAAAAA			4803	DC	XL8'AAAA AAAA AAAA AAAA'
00004428	AAAAAAAA AAAAAAAA			4804	DC	XL8'AAAA AAAA AAAA AAAA'
				4805		
				4806	RXY_C	LLXAH,0,4,4096,+
00004430				4807+	DS	0FD
00004430		00004430		4808+	USING	*,R5
00004430	00004468			4809+T104	DC	A(X104)
00004434	0068			4810+	DC	H'104'
00004436	00			4811+	DC	X'00'
00004437	D3D3E7C1 C8404040			4812+	DC	CL8'LLXAH'
00004440	000044A0			4813+	DC	A(RE104+8)
00004444	000044A8			4814+	DC	A(RE104+16)
00004448	00000008			4815+	DC	A(8)
0000444C	00004498			4816+REA104	DC	A(RE104)
00004450	00000000 00000000			4817+	DS	FD
00004458	00000000 00000000			4818+R10104	DS	D
00004460	00000000 00000000			4819+	DS	FD
				4820+*		
00004468				4821+X104	DS	0F
00004468	E310 8E88 0004		00001088	4822+	LG	R1,R1FUDGE
0000446E	B982 0000			4823+	XGR	0,0
00004472	5800 5010		00000010	4824+	L	0,X2ADDR

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004476	E300 0000 0004		00000000	4825+	LG	0,0(0)	load source
0000447C	B982 0044			4826+	XGR	4,4	
00004480	5840 5014		00000014	4827+	L	4,B2ADDR	load b2 source address
00004484	E344 0000 0004		00000000	4828+	LG	4,0(4)	load source
0000448A				4831+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000448A	E3			4832+	DC	XL1'E3'	LLXA../LLXA.
0000448B	10			4833+	DC	HL1'16'	r1, x2
0000448C	4000			4834+	DC	HL2'16384'	b2, dxl2
0000448E	01			4835+	DC	HL1'1'	dxh2
0000448F	63			4836+	DC	XL1'63'	LLXA../LLXA.. opcode
00004490	E310 5028 0024		00004458	4837+	STG	R1,R10104	save R1 output
00004496	07FB			4838+	BR	R11	return
00004498				4839+RE104	DC	0F	xl8 expected result
00004498				4840+	DROP	R5	
00004498	AAAAAAAA AAACAAA			4841	DC	XL8'AAAA AAAA AAAA CAAA'	result
000044A0	AAAAAAAA AAAAAAAAA			4842	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000044A8	AAAAAAAA AAAAAAAAA			4843	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4844			
000044B0				4845	RXY_C	LLXAH,0,4,1,-	
000044B0		000044B0		4846+	DS	0FD	
000044B0	000044E8			4847+	USING	*,R5	base for test data and test routine
000044B4	0069			4848+T105	DC	A(X105)	address of test routine
000044B6	00			4849+	DC	H'105'	test number
000044B7	D3D3E7C1 C8404040			4850+	DC	X'00'	
000044C0	00004520			4851+	DC	CL8'LLXAH'	instruction name
000044C4	00004528			4852+	DC	A(RE105+8)	address of R2 source
000044C8	00000008			4853+	DC	A(RE105+16)	address of R3 source
000044CC	00004518			4854+	DC	A(8)	result length
000044D0	00000000 00000000			4855+REA105	DC	A(RE105)	result address
000044D8	00000000 00000000			4856+	DS	FD	gap
000044D8	00000000 00000000			4857+R10105	DS	D	R1 output
000044E0	00000000 00000000			4858+	DS	FD	gap
				4859+*			
000044E8				4860+X105	DS	0F	
000044E8	E310 8E88 0004		00001088	4861+	LG	R1,R1FUDGE	
000044EE	B982 0000			4862+	XGR	0,0	
000044F2	5800 5010		00000010	4863+	L	0,X2ADDR	load x2 source address
000044F6	E300 0000 0004		00000000	4864+	LG	0,0(0)	load source
000044FC	B982 0044			4865+	XGR	4,4	
00004500	5840 5014		00000014	4866+	L	4,B2ADDR	load b2 source address
00004504	E344 0000 0004		00000000	4867+	LG	4,0(4)	load source
0000450A				4870+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000450A	E3			4871+	DC	XL1'E3'	LLXA../LLXA.
0000450B	10			4872+	DC	HL1'16'	r1, x2
0000450C	4FFF			4873+	DC	HL2'-4294946817'	b2, dxl2
0000450E	FF			4874+	DC	HL1'255'	dxh2
0000450F	63			4875+	DC	XL1'63'	LLXA../LLXA.. opcode
00004510	E310 5028 0024		000044D8	4876+	STG	R1,R10105	save R1 output
00004516	07FB			4877+	BR	R11	return
00004518				4878+RE105	DC	0F	xl8 expected result
00004518				4879+	DROP	R5	
00004518	AAAAAAAC AAAAAAA8			4880	DC	XL8'AAAA AAAC AAAA AAA8'	result
00004520	AAAAAAAA AAAAAAAAA			4881	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00004528	AAAAAAAA AAAAAAAAA			4882	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4883			
				4884	RXY_C	LLXAH,0,4,4096,-	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004530				4885+	DS	0FD	
00004530		00004530		4886+	USING	*,R5	base for test data and test routine
00004530	00004568			4887+T106	DC	A(X106)	address of test routine
00004534	006A			4888+	DC	H'106'	test number
00004536	00			4889+	DC	X'00'	
00004537	D3D3E7C1 C8404040			4890+	DC	CL8'LLXAH'	instruction name
00004540	000045A0			4891+	DC	A(RE106+8)	address of R2 source
00004544	000045A8			4892+	DC	A(RE106+16)	address of R3 source
00004548	00000008			4893+	DC	A(8)	result length
0000454C	00004598			4894+REA106	DC	A(RE106)	result address
00004550	00000000 00000000			4895+	DS	FD	gap
00004558	00000000 00000000			4896+R10106	DS	D	R1 output
00004560	00000000 00000000			4897+	DS	FD	gap
				4898+*			
00004568				4899+X106	DS	0F	
00004568	E310 8E88 0004		00001088	4900+	LG	R1,R1FUDGE	
0000456E	B982 0000			4901+	XGR	0,0	
00004572	5800 5010		00000010	4902+	L	0,X2ADDR	load x2 source address
00004576	E300 0000 0004		00000000	4903+	LG	0,0(0)	load source
0000457C	B982 0044			4904+	XGR	4,4	
00004580	5840 5014		00000014	4905+	L	4,B2ADDR	load b2 source address
00004584	E344 0000 0004		00000000	4906+	LG	4,0(4)	load source
0000458A				4909+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000458A	E3			4910+	DC	XL1'E3'	LLXA../LLXA.
0000458B	10			4911+	DC	HL1'16'	r1, x2
0000458C	4000			4912+	DC	HL2'16384'	b2, dxl2
0000458E	FF			4913+	DC	HL1'-1'	dxh2
0000458F	63			4914+	DC	XL1'63'	LLXA../LLXA.. opcode
00004590	E310 5028 0024		00004558	4915+	STG	R1,R10106	save R1 output
00004596	07FB			4916+	BR	R11	return
00004598				4917+RE106	DC	0F	xl8 expected result
00004598				4918+	DROP	R5	
00004598	AAAAAAAC AAAA8AAA			4919	DC	XL8'AAAA AAAC AAAA 8AAA'	result
000045A0	AAAAAAAA AAAAAAAAAA			4920	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000045A8	AAAAAAAA AAAAAAAAAA			4921	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4922			
				4923 *			
				4924 * B2 defined; X2 defined - positive			
				4925 *			
				4926	RXY_C	LLXAH,3,4,0,+	
000045B0				4927+	DS	0FD	
000045B0		000045B0		4928+	USING	*,R5	base for test data and test routine
000045B0	000045E8			4929+T107	DC	A(X107)	address of test routine
000045B4	006B			4930+	DC	H'107'	test number
000045B6	00			4931+	DC	X'00'	
000045B7	D3D3E7C1 C8404040			4932+	DC	CL8'LLXAH'	instruction name
000045C0	00004620			4933+	DC	A(RE107+8)	address of R2 source
000045C4	00004628			4934+	DC	A(RE107+16)	address of R3 source
000045C8	00000008			4935+	DC	A(8)	result length
000045CC	00004618			4936+REA107	DC	A(RE107)	result address
000045D0	00000000 00000000			4937+	DS	FD	gap
000045D8	00000000 00000000			4938+R10107	DS	D	R1 output
000045E0	00000000 00000000			4939+	DS	FD	gap
				4940+*			
000045E8				4941+X107	DS	0F	
000045E8	E310 8E88 0004		00001088	4942+	LG	R1,R1FUDGE	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000045EE	B982 0033			4943+	XGR	3, 3	
000045F2	5830 5010		00000010	4944+	L	3, X2ADDR	load x2 source address
000045F6	E333 0000 0004		00000000	4945+	LG	3, 0(3)	load source
000045FC	B982 0044			4946+	XGR	4, 4	
00004600	5840 5014		00000014	4947+	L	4, B2ADDR	load b2 source address
00004604	E344 0000 0004		00000000	4948+	LG	4, 0(4)	load source
0000460A				4951+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000460A	E3			4952+	DC	XL1'E3'	LLXA../LLXA.
0000460B	13			4953+	DC	HL1'19'	r1, x2
0000460C	4000			4954+	DC	HL2'16384'	b2, dxl2
0000460E	00			4955+	DC	HL1'0'	dxh2
0000460F	63			4956+	DC	XL1'63'	LLXA../LLXA.. opcode
00004610	E310 5028 0024		000045D8	4957+	STG	R1, R10107	save R1 output
00004616	07FB			4958+	BR	R11	return
00004618				4959+RE107	DC	0F	xl8 expected result
00004618				4960+	DROP	R5	
00004618	AAAAAAAA AAAAACAA			4961	DC	XL8'AAAA AAAA AAAA ACAA'	result
00004620	AAAA0000 00000100			4962	DC	XL8'AAAA 0000 0000 0100'	X2
00004628	AAAAAAAA AAAAAAAAAA			4963	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				4964			
				4965	RXY_C	LLXAH, 3, 4, 1, +	
00004630				4966+	DS	0FD	
00004630		00004630		4967+	USING	*, R5	base for test data and test routine
00004630	00004668			4968+T108	DC	A(X108)	address of test routine
00004634	006C			4969+	DC	H'108'	test number
00004636	00			4970+	DC	X'00'	
00004637	D3D3E7C1 C8404040			4971+	DC	CL8'LLXAH'	instruction name
00004640	000046A0			4972+	DC	A(RE108+8)	address of R2 source
00004644	000046A8			4973+	DC	A(RE108+16)	address of R3 source
00004648	00000008			4974+	DC	A(8)	result length
0000464C	00004698			4975+REA108	DC	A(RE108)	result address
00004650	00000000 00000000			4976+	DS	FD	gap
00004658	00000000 00000000			4977+R10108	DS	D	R1 output
00004660	00000000 00000000			4978+	DS	FD	gap
				4979+*			
00004668				4980+X108	DS	0F	
00004668	E310 8E88 0004		00001088	4981+	LG	R1, R1FUDGE	
0000466E	B982 0033			4982+	XGR	3, 3	
00004672	5830 5010		00000010	4983+	L	3, X2ADDR	load x2 source address
00004676	E333 0000 0004		00000000	4984+	LG	3, 0(3)	load source
0000467C	B982 0044			4985+	XGR	4, 4	
00004680	5840 5014		00000014	4986+	L	4, B2ADDR	load b2 source address
00004684	E344 0000 0004		00000000	4987+	LG	4, 0(4)	load source
0000468A				4990+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000468A	E3			4991+	DC	XL1'E3'	LLXA../LLXA.
0000468B	13			4992+	DC	HL1'19'	r1, x2
0000468C	4001			4993+	DC	HL2'16385'	b2, dxl2
0000468E	00			4994+	DC	HL1'0'	dxh2
0000468F	63			4995+	DC	XL1'63'	LLXA../LLXA.. opcode
00004690	E310 5028 0024		00004658	4996+	STG	R1, R10108	save R1 output
00004696	07FB			4997+	BR	R11	return
00004698				4998+RE108	DC	0F	xl8 expected result
00004698				4999+	DROP	R5	
00004698	AAAAAAAA AAAAACAC			5000	DC	XL8'AAAA AAAA AAAA ACAC'	result
000046A0	AAAA0000 00000100			5001	DC	XL8'AAAA 0000 0000 0100'	X2
000046A8	AAAAAAAA AAAAAAAAAA			5002	DC	XL8'AAAA AAAA AAAA AAAA'	b2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				5003	
				5004	RXY_C LLXAH,3,4,4096,+
000046B0				5005+	DS 0FD
000046B0		000046B0		5006+	USING *,R5
000046B0	000046E8			5007+T109	DC A(X109)
000046B4	006D			5008+	DC H'109'
000046B6	00			5009+	DC X'00'
000046B7	D3D3E7C1 C8404040			5010+	DC CL8'LLXAH'
000046C0	00004720			5011+	DC A(RE109+8)
000046C4	00004728			5012+	DC A(RE109+16)
000046C8	00000008			5013+	DC A(8)
000046CC	00004718			5014+REA109	DC A(RE109)
000046D0	00000000 00000000			5015+	DS FD
000046D8	00000000 00000000			5016+R10109	DS D
000046E0	00000000 00000000			5017+	DS FD
				5018+*	
000046E8				5019+X109	DS 0F
000046E8	E310 8E88 0004		00001088	5020+	LG R1,R1FUDGE
000046EE	B982 0033			5021+	XGR 3,3
000046F2	5830 5010		00000010	5022+	L 3,X2ADDR
000046F6	E333 0000 0004		00000000	5023+	LG 3,0(3)
000046FC	B982 0044			5024+	XGR 4,4
00004700	5840 5014		00000014	5025+	L 4,B2ADDR
00004704	E344 0000 0004		00000000	5026+	LG 4,0(4)
0000470A				5029+	DS 0H
0000470A	E3			5030+	DC XL1'E3'
0000470B	13			5031+	DC HL1'19'
0000470C	4000			5032+	DC HL2'16384'
0000470E	01			5033+	DC HL1'1'
0000470F	63			5034+	DC XL1'63'
00004710	E310 5028 0024		000046D8	5035+	STG R1,R10109
00004716	07FB			5036+	BR R11
00004718				5037+RE109	DC 0F
00004718				5038+	DROP R5
00004718	AAAAAAAA AAAACCAA			5039	DC XL8'AAAA AAAA AAAA CCAA'
00004720	AAAA0000 00000100			5040	DC XL8'AAAA 0000 0000 0100'
00004728	AAAAAAAA AAAAAAAAAA			5041	DC XL8'AAAA AAAA AAAA AAAA'
				5042	
				5043	RXY_C LLXAH,3,4,1,-
00004730				5044+	DS 0FD
00004730		00004730		5045+	USING *,R5
00004730	00004768			5046+T110	DC A(X110)
00004734	006E			5047+	DC H'110'
00004736	00			5048+	DC X'00'
00004737	D3D3E7C1 C8404040			5049+	DC CL8'LLXAH'
00004740	000047A0			5050+	DC A(RE110+8)
00004744	000047A8			5051+	DC A(RE110+16)
00004748	00000008			5052+	DC A(8)
0000474C	00004798			5053+REA110	DC A(RE110)
00004750	00000000 00000000			5054+	DS FD
00004758	00000000 00000000			5055+R10110	DS D
00004760	00000000 00000000			5056+	DS FD
				5057+*	
00004768				5058+X110	DS 0F
00004768	E310 8E88 0004		00001088	5059+	LG R1,R1FUDGE
0000476E	B982 0033			5060+	XGR 3,3

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004772	5830 5010		00000010	5061+	L	3,X2ADDR	load x2 source address
00004776	E333 0000 0004		00000000	5062+	LG	3,0(3)	load source
0000477C	B982 0044			5063+	XGR	4,4	
00004780	5840 5014		00000014	5064+	L	4,B2ADDR	load b2 source address
00004784	E344 0000 0004		00000000	5065+	LG	4,0(4)	load source
0000478A				5068+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000478A	E3			5069+	DC	XL1'E3'	LLXA../LLXA.
0000478B	13			5070+	DC	HL1'19'	r1, x2
0000478C	4FFF			5071+	DC	HL2'-4294946817'	b2, dxl2
0000478E	FF			5072+	DC	HL1'255'	dxh2
0000478F	63			5073+	DC	XL1'63'	LLXA../LLXA.. opcode
00004790	E310 5028 0024		00004758	5074+	STG	R1,R10110	save R1 output
00004796	07FB			5075+	BR	R11	return
00004798				5076+RE110	DC	0F	xl8 expected result
00004798				5077+	DROP	R5	
00004798	AAAAAAAA AAAACA8			5078	DC	XL8'AAAA AAAA AAAA ACA8'	result
000047A0	AAAA0000 00000100			5079	DC	XL8'AAAA 0000 0000 0100'	X2
000047A8	AAAAAAAA AAAAAAAA			5080	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5081			
				5082	RXY_C	LLXAH,3,4,4096,-	
000047B0				5083+	DS	0FD	
000047B0		000047B0		5084+	USING	*,R5	base for test data and test routine
000047B0	000047E8			5085+T111	DC	A(X111)	address of test routine
000047B4	006F			5086+	DC	H'111'	test number
000047B6	00			5087+	DC	X'00'	
000047B7	D3D3E7C1 C8404040			5088+	DC	CL8'LLXAH'	instruction name
000047C0	00004820			5089+	DC	A(RE111+8)	address of R2 source
000047C4	00004828			5090+	DC	A(RE111+16)	address of R3 source
000047C8	00000008			5091+	DC	A(8)	result length
000047CC	00004818			5092+REA111	DC	A(RE111)	result address
000047D0	00000000 00000000			5093+	DS	FD	gap
000047D8	00000000 00000000			5094+R10111	DS	D	R1 output
000047E0	00000000 00000000			5095+	DS	FD	gap
				5096+*			
000047E8				5097+X111	DS	0F	
000047E8	E310 8E88 0004		00001088	5098+	LG	R1,R1FUDGE	
000047EE	B982 0033			5099+	XGR	3,3	
000047F2	5830 5010		00000010	5100+	L	3,X2ADDR	load x2 source address
000047F6	E333 0000 0004		00000000	5101+	LG	3,0(3)	load source
000047FC	B982 0044			5102+	XGR	4,4	
00004800	5840 5014		00000014	5103+	L	4,B2ADDR	load b2 source address
00004804	E344 0000 0004		00000000	5104+	LG	4,0(4)	load source
0000480A				5107+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000480A	E3			5108+	DC	XL1'E3'	LLXA../LLXA.
0000480B	13			5109+	DC	HL1'19'	r1, x2
0000480C	4000			5110+	DC	HL2'16384'	b2, dxl2
0000480E	FF			5111+	DC	HL1'-1'	dxh2
0000480F	63			5112+	DC	XL1'63'	LLXA../LLXA.. opcode
00004810	E310 5028 0024		000047D8	5113+	STG	R1,R10111	save R1 output
00004816	07FB			5114+	BR	R11	return
00004818				5115+RE111	DC	0F	xl8 expected result
00004818				5116+	DROP	R5	
00004818	AAAAAAAC AAAA8CAA			5117	DC	XL8'AAAA AAAC AAAA 8CAA'	result
00004820	AAAA0000 00000100			5118	DC	XL8'AAAA 0000 0000 0100'	X2
00004828	AAAAAAAA AAAAAAAA			5119	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5120			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				5121 *	
				5122 * B2 defined; X2 defined - negative	
				5123 *	
00004830				5124 RXY_C LLXAH,3,4,0,+	
00004830		00004830		5125+ DS 0FD	
00004830	00004868			5126+ USING *,R5	base for test data and test routine
00004834	0070			5127+T112 DC A(X112)	address of test routine
00004836	00			5128+ DC H'112'	test number
00004837	D3D3E7C1 C8404040			5129+ DC X'00'	
00004840	000048A0			5130+ DC CL8'LLXAH'	instruction name
00004844	000048A8			5131+ DC A(RE112+8)	address of R2 source
00004848	00000008			5132+ DC A(RE112+16)	address of R3 source
0000484C	00004898			5133+ DC A(8)	result length
00004850	00000000 00000000			5134+REA112 DC A(RE112)	result address
00004858	00000000 00000000			5135+ DS FD	gap
00004860	00000000 00000000			5136+R10112 DS D	R1 output
				5137+ DS FD	gap
				5138+*	
00004868				5139+X112 DS 0F	
00004868	E310 8E88 0004		00001088	5140+ LG R1,R1FUDGE	
0000486E	B982 0033			5141+ XGR 3,3	
00004872	5830 5010		00000010	5142+ L 3,X2ADDR	load x2 source address
00004876	E333 0000 0004		00000000	5143+ LG 3,0(3)	load source
0000487C	B982 0044			5144+ XGR 4,4	
00004880	5840 5014		00000014	5145+ L 4,B2ADDR	load b2 source address
00004884	E344 0000 0004		00000000	5146+ LG 4,0(4)	load source
0000488A				5149+ DS 0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000488A	E3			5150+ DC XL1'E3'	LLXA../LLXA.
0000488B	13			5151+ DC HL1'19'	r1, x2
0000488C	4000			5152+ DC HL2'16384'	b2, dxl2
0000488E	00			5153+ DC HL1'0'	dxh2
0000488F	63			5154+ DC XL1'63'	LLXA../LLXA.. opcode
00004890	E310 5028 0024		00004858	5155+ STG R1,R10112	save R1 output
00004896	07FB			5156+ BR R11	return
00004898				5157+RE112 DC 0F	xl8 expected result
00004898				5158+ DROP R5	
00004898	AAAAAAAC AAAA8AA			5159 DC XL8'AAAA AAAC AAAA A8AA'	result
000048A0	AAAA0000 FFFFFFF00			5160 DC XL8'AAAA 0000 FFFF FF00'	X2
000048A8	AAAAAAAA AAAAAAAA			5161 DC XL8'AAAA AAAA AAAA AAAA'	b2
				5162	
				5163 RXY_C LLXAH,3,4,1,+	
000048B0				5164+ DS 0FD	
000048B0		000048B0		5165+ USING *,R5	base for test data and test routine
000048B0	000048E8			5166+T113 DC A(X113)	address of test routine
000048B4	0071			5167+ DC H'113'	test number
000048B6	00			5168+ DC X'00'	
000048B7	D3D3E7C1 C8404040			5169+ DC CL8'LLXAH'	instruction name
000048C0	00004920			5170+ DC A(RE113+8)	address of R2 source
000048C4	00004928			5171+ DC A(RE113+16)	address of R3 source
000048C8	00000008			5172+ DC A(8)	result length
000048CC	00004918			5173+REA113 DC A(RE113)	result address
000048D0	00000000 00000000			5174+ DS FD	gap
000048D8	00000000 00000000			5175+R10113 DS D	R1 output
000048E0	00000000 00000000			5176+ DS FD	gap
				5177+*	
000048E8				5178+X113 DS 0F	

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
000048E8	E310	8E88 0004		00001088	5179+	LG	R1,R1FUDGE	
000048EE	B982	0033			5180+	XGR	3,3	
000048F2	5830	5010		00000010	5181+	L	3,X2ADDR	load x2 source address
000048F6	E333	0000 0004		00000000	5182+	LG	3,0(3)	load source
000048FC	B982	0044			5183+	XGR	4,4	
00004900	5840	5014		00000014	5184+	L	4,B2ADDR	load b2 source address
00004904	E344	0000 0004		00000000	5185+	LG	4,0(4)	load source
0000490A					5188+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000490A	E3				5189+	DC	XL1'E3'	LLXA../LLXA.
0000490B	13				5190+	DC	HL1'19'	r1, x2
0000490C	4001				5191+	DC	HL2'16385'	b2, dxl2
0000490E	00				5192+	DC	HL1'0'	dxh2
0000490F	63				5193+	DC	XL1'63'	LLXA../LLXA.. opcode
00004910	E310	5028 0024		000048D8	5194+	STG	R1,R10113	save R1 output
00004916	07FB				5195+	BR	R11	return
00004918					5196+RE113	DC	0F	xl8 expected result
00004918					5197+	DROP	R5	
00004918	AAAAAAAC	AAAAA8AC			5198	DC	XL8'AAAA AAAC AAAA A8AC'	result
00004920	AAAA0000	FFFFFF00			5199	DC	XL8'AAAA 0000 FFFF FF00'	X2
00004928	AAAAAAAA	AAAAAAAA			5200	DC	XL8'AAAA AAAA AAAA AAAA'	b2
					5201			
					5202	RXY_C	LLXAH,3,4,4096,+	
00004930					5203+	DS	0FD	
00004930			00004930		5204+	USING	*,R5	base for test data and test routine
00004930	00004968				5205+T114	DC	A(X114)	address of test routine
00004934	0072				5206+	DC	H'114'	test number
00004936	00				5207+	DC	X'00'	
00004937	D3D3E7C1	C8404040			5208+	DC	CL8'LLXAH'	instruction name
00004940	000049A0				5209+	DC	A(RE114+8)	address of R2 source
00004944	000049A8				5210+	DC	A(RE114+16)	address of R3 source
00004948	00000008				5211+	DC	A(8)	result length
0000494C	00004998				5212+REA114	DC	A(RE114)	result address
00004950	00000000	00000000			5213+	DS	FD	gap
00004958	00000000	00000000			5214+R10114	DS	D	R1 output
00004960	00000000	00000000			5215+	DS	FD	gap
					5216+*			
00004968					5217+X114	DS	0F	
00004968	E310	8E88 0004		00001088	5218+	LG	R1,R1FUDGE	
0000496E	B982	0033			5219+	XGR	3,3	
00004972	5830	5010		00000010	5220+	L	3,X2ADDR	load x2 source address
00004976	E333	0000 0004		00000000	5221+	LG	3,0(3)	load source
0000497C	B982	0044			5222+	XGR	4,4	
00004980	5840	5014		00000014	5223+	L	4,B2ADDR	load b2 source address
00004984	E344	0000 0004		00000000	5224+	LG	4,0(4)	load source
0000498A					5227+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000498A	E3				5228+	DC	XL1'E3'	LLXA../LLXA.
0000498B	13				5229+	DC	HL1'19'	r1, x2
0000498C	4000				5230+	DC	HL2'16384'	b2, dxl2
0000498E	01				5231+	DC	HL1'1'	dxh2
0000498F	63				5232+	DC	XL1'63'	LLXA../LLXA.. opcode
00004990	E310	5028 0024		00004958	5233+	STG	R1,R10114	save R1 output
00004996	07FB				5234+	BR	R11	return
00004998					5235+RE114	DC	0F	xl8 expected result
00004998					5236+	DROP	R5	
00004998	AAAAAAAA	AAAAC8AA			5237	DC	XL8'AAAA AAAA AAAA C8AA'	result
000049A0	AAAA0000	FFFFFF00			5238	DC	XL8'AAAA 0000 FFFF FF00'	X2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000049A8	AAAAAAAA AAAAAAAAAA			5239	DC	XL8'AAAA AAAA AAAA AAAA' b2
				5240		
000049B0				5241	RXY_C	LLXAH,3,4,1,-
000049B0		000049B0		5242+	DS	0FD
000049B0	000049E8			5243+	USING	*,R5 base for test data and test routine
000049B4	0073			5244+T115	DC	A(X115) address of test routine
000049B6	00			5245+	DC	H'115' test number
000049B7	D3D3E7C1 C8404040			5246+	DC	X'00'
000049C0	00004A20			5247+	DC	CL8'LLXAH' instruction name
000049C4	00004A28			5248+	DC	A(RE115+8) address of R2 source
000049C8	00000008			5249+	DC	A(RE115+16) address of R3 source
000049CC	00004A18			5250+	DC	A(8) result length
000049D0	00000000 00000000			5251+REA115	DC	A(RE115) result address
000049D8	00000000 00000000			5252+	DS	FD gap
000049E0	00000000 00000000			5253+R10115	DS	D R1 output
				5254+	DS	FD gap
				5255+*		
000049E8				5256+X115	DS	0F
000049E8	E310 8E88 0004		00001088	5257+	LG	R1,R1FUDGE
000049EE	B982 0033			5258+	XGR	3,3
000049F2	5830 5010		00000010	5259+	L	3,X2ADDR load x2 source address
000049F6	E333 0000 0004		00000000	5260+	LG	3,0(3) load source
000049FC	B982 0044			5261+	XGR	4,4
00004A00	5840 5014		00000014	5262+	L	4,B2ADDR load b2 source address
00004A04	E344 0000 0004		00000000	5263+	LG	4,0(4) load source
00004A0A				5266+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
00004A0A	E3			5267+	DC	XL1'E3' LLXA../LLXA.
00004A0B	13			5268+	DC	HL1'19' r1, x2
00004A0C	4FFF			5269+	DC	HL2'-4294946817' b2, dx12
00004A0E	FF			5270+	DC	HL1'255' dxh2
00004A0F	63			5271+	DC	XL1'63' LLXA../LLXA.. opcode
00004A10	E310 5028 0024		000049D8	5272+	STG	R1,R10115 save R1 output
00004A16	07FB			5273+	BR	R11 return
00004A18				5274+RE115	DC	0F xl8 expected result
00004A18				5275+	DROP	R5
00004A18	AAAAAAAC AAAAA8A8			5276	DC	XL8'AAAA AAAC AAAA A8A8' result
00004A20	AAAA0000 FFFFFFF00			5277	DC	XL8'AAAA 0000 FFFF FF00' X2
00004A28	AAAAAAAA AAAAAAAAAA			5278	DC	XL8'AAAA AAAA AAAA AAAA' b2
				5279		
00004A30				5280	RXY_C	LLXAH,3,4,4096,-
00004A30		00004A30		5281+	DS	0FD
00004A30	00004A68			5282+	USING	*,R5 base for test data and test routine
00004A34	0074			5283+T116	DC	A(X116) address of test routine
00004A36	00			5284+	DC	H'116' test number
00004A37	D3D3E7C1 C8404040			5285+	DC	X'00'
00004A40	00004AA0			5286+	DC	CL8'LLXAH' instruction name
00004A44	00004AA8			5287+	DC	A(RE116+8) address of R2 source
00004A48	00000008			5288+	DC	A(RE116+16) address of R3 source
00004A4C	00004A98			5289+	DC	A(8) result length
00004A50	00000000 00000000			5290+REA116	DC	A(RE116) result address
00004A58	00000000 00000000			5291+	DS	FD gap
00004A60	00000000 00000000			5292+R10116	DS	D R1 output
				5293+	DS	FD gap
				5294+*		
00004A68				5295+X116	DS	0F
00004A68	E310 8E88 0004		00001088	5296+	LG	R1,R1FUDGE

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004A6E	B982 0033			5297+	XGR	3, 3	
00004A72	5830 5010		00000010	5298+	L	3, X2ADDR	load x2 source address
00004A76	E333 0000 0004		00000000	5299+	LG	3, 0(3)	load source
00004A7C	B982 0044			5300+	XGR	4, 4	
00004A80	5840 5014		00000014	5301+	L	4, B2ADDR	load b2 source address
00004A84	E344 0000 0004		00000000	5302+	LG	4, 0(4)	load source
00004A8A				5305+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00004A8A	E3			5306+	DC	XL1'E3'	LLXA../LLXA.
00004A8B	13			5307+	DC	HL1'19'	r1, x2
00004A8C	4000			5308+	DC	HL2'16384'	b2, dxl2
00004A8E	FF			5309+	DC	HL1'-1'	dxh2
00004A8F	63			5310+	DC	XL1'63'	LLXA../LLXA.. opcode
00004A90	E310 5028 0024		00004A58	5311+	STG	R1, R10116	save R1 output
00004A96	07FB			5312+	BR	R11	return
00004A98				5313+RE116	DC	0F	xl8 expected result
00004A98				5314+	DROP	R5	
00004A98	AAAAAAAC AAAA88AA			5315	DC	XL8'AAAA AAAC AAAA 88AA'	result
00004AA0	AAAA0000 FFFFFFF00			5316	DC	XL8'AAAA 0000 FFFF FF00'	X2
00004AA8	AAAAAAAA AAAAAAAAA			5317	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5318			
				5319 *			
				5320 *	LXAF	- load indexed address (shift left 2)	
				5321 *			
				5322 *			
00004AB0				5323	RXY_C	LXAF, 0, 0, 1, +	
00004AB0		00004AB0		5324+	DS	0FD	
00004AB0	00004AE8			5325+	USING	*, R5	base for test data and test routine
00004AB4	0075			5326+T117	DC	A(X117)	address of test routine
00004AB6	00			5327+	DC	H'117'	test number
00004AB7	D3E7C1C6 40404040			5328+	DC	X'00'	
00004AC0	00004B20			5329+	DC	CL8'LXAF'	instruction name
00004AC4	00004B28			5330+	DC	A(RE117+8)	address of R2 source
00004AC8	00000008			5331+	DC	A(RE117+16)	address of R3 source
00004ACC	00004B18			5332+	DC	A(8)	result length
00004AD0	00000000 00000000			5333+REA117	DC	A(RE117)	result address
00004AD8	00000000 00000000			5334+	DS	FD	gap
00004AD8	00000000 00000000			5335+R10117	DS	D	R1 output
00004AE0	00000000 00000000			5336+	DS	FD	gap
				5337+*			
00004AE8				5338+X117	DS	0F	
00004AE8	E310 8E88 0004		00001088	5339+	LG	R1, R1FUDGE	
00004AEE	B982 0000			5340+	XGR	0, 0	
00004AF2	5800 5010		00000010	5341+	L	0, X2ADDR	load x2 source address
00004AF6	E300 0000 0004		00000000	5342+	LG	0, 0(0)	load source
00004AFC	B982 0000			5343+	XGR	0, 0	
00004B00	5800 5014		00000014	5344+	L	0, B2ADDR	load b2 source address
00004B04	E300 0000 0004		00000000	5345+	LG	0, 0(0)	load source
00004B0A				5348+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00004B0A	E3			5349+	DC	XL1'E3'	LLXA../LLXA.
00004B0B	10			5350+	DC	HL1'16'	r1, x2
00004B0C	0001			5351+	DC	HL2'1'	b2, dxl2
00004B0E	00			5352+	DC	HL1'0'	dxh2
00004B0F	64			5353+	DC	XL1'64'	LLXA../LLXA.. opcode
00004B10	E310 5028 0024		00004AD8	5354+	STG	R1, R10117	save R1 output
00004B16	07FB			5355+	BR	R11	return
00004B18				5356+RE117	DC	0F	xl8 expected result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00004B18				5357+	DROP	R5
00004B18	00000000 00000004			5358	DC	XL8'0000 0000 0000 0004' result
00004B20	AAAAAAAA AAAAAAAAAA			5359	DC	XL8'AAAA AAAA AAAA AAAA' X2
00004B28	AAAAAAAA AAAAAAAAAA			5360	DC	XL8'AAAA AAAA AAAA AAAA' b2
				5361		
00004B30				5362	RXY_C	LXAF,0,0,4096,+
00004B30		00004B30		5363+	DS	0FD
00004B30	00004B68			5364+	USING	*,R5 base for test data and test routine
00004B34	0076			5365+T118	DC	A(X118) address of test routine
00004B36	00			5366+	DC	H'118' test number
00004B36	00			5367+	DC	X'00'
00004B37	D3E7C1C6 40404040			5368+	DC	CL8'LXAF' instruction name
00004B40	00004BA0			5369+	DC	A(RE118+8) address of R2 source
00004B44	00004BA8			5370+	DC	A(RE118+16) address of R3 source
00004B48	00000008			5371+	DC	A(8) result length
00004B4C	00004B98			5372+REA118	DC	A(RE118) result address
00004B50	00000000 00000000			5373+	DS	FD gap
00004B58	00000000 00000000			5374+R10118	DS	D R1 output
00004B60	00000000 00000000			5375+	DS	FD gap
				5376+*		
00004B68				5377+X118	DS	0F
00004B68	E310 8E88 0004		00001088	5378+	LG	R1,R1FUDGE
00004B6E	B982 0000			5379+	XGR	0,0
00004B72	5800 5010		00000010	5380+	L	0,X2ADDR load x2 source address
00004B76	E300 0000 0004		00000000	5381+	LG	0,0(0) load source
00004B7C	B982 0000			5382+	XGR	0,0
00004B80	5800 5014		00000014	5383+	L	0,B2ADDR load b2 source address
00004B84	E300 0000 0004		00000000	5384+	LG	0,0(0) load source
00004B8A				5387+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
00004B8A	E3			5388+	DC	XL1'E3' LLXA../LLXA.
00004B8B	10			5389+	DC	HL1'16' r1, x2
00004B8C	0000			5390+	DC	HL2'0' b2, dxl2
00004B8E	01			5391+	DC	HL1'1' dxh2
00004B8F	64			5392+	DC	XL1'64' LLXA../LLXA.. opcode
00004B90	E310 5028 0024		00004B58	5393+	STG	R1,R10118 save R1 output
00004B96	07FB			5394+	BR	R11 return
00004B98				5395+RE118	DC	0F xl8 expected result
00004B98				5396+	DROP	R5
00004B98	00000000 00004000			5397	DC	XL8'0000 0000 0000 4000' result
00004BA0	AAAAAAAA AAAAAAAAAA			5398	DC	XL8'AAAA AAAA AAAA AAAA' X2
00004BA8	AAAAAAAA AAAAAAAAAA			5399	DC	XL8'AAAA AAAA AAAA AAAA' b2
				5400		
00004BB0				5401	RXY_C	LXAF,0,0,1,-
00004BB0		00004BB0		5402+	DS	0FD
00004BB0	00004BE8			5403+	USING	*,R5 base for test data and test routine
00004BB0	0077			5404+T119	DC	A(X119) address of test routine
00004BB4	0077			5405+	DC	H'119' test number
00004BB6	00			5406+	DC	X'00'
00004BB7	D3E7C1C6 40404040			5407+	DC	CL8'LXAF' instruction name
00004BC0	00004C20			5408+	DC	A(RE119+8) address of R2 source
00004BC4	00004C28			5409+	DC	A(RE119+16) address of R3 source
00004BC8	00000008			5410+	DC	A(8) result length
00004BCC	00004C18			5411+REA119	DC	A(RE119) result address
00004BD0	00000000 00000000			5412+	DS	FD gap
00004BD8	00000000 00000000			5413+R10119	DS	D R1 output
00004BE0	00000000 00000000			5414+	DS	FD gap

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
					5415+*			
00004BE8					5416+X119	DS	0F	
00004BE8	E310	8E88 0004		00001088	5417+	LG	R1,R1FUDGE	
00004BEE	B982	0000			5418+	XGR	0,0	
00004BF2	5800	5010		00000010	5419+	L	0,X2ADDR	load x2 source address
00004BF6	E300	0000 0004		00000000	5420+	LG	0,0(0)	load source
00004BFC	B982	0000			5421+	XGR	0,0	
00004C00	5800	5014		00000014	5422+	L	0,B2ADDR	load b2 source address
00004C04	E300	0000 0004		00000000	5423+	LG	0,0(0)	load source
00004C0A					5426+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00004C0A	E3				5427+	DC	XL1'E3'	LLXA../LLXA.
00004C0B	10				5428+	DC	HL1'16'	r1, x2
00004C0C	0FFF				5429+	DC	HL2'-4294963201'	b2, dx12
00004C0E	FF				5430+	DC	HL1'255'	dxh2
00004C0F	64				5431+	DC	XL1'64'	LLXA../LLXA.. opcode
00004C10	E310	5028 0024		00004BD8	5432+	STG	R1,R10119	save R1 output
00004C16	07FB				5433+	BR	R11	return
00004C18					5434+RE119	DC	0F	xl8 expected result
00004C18					5435+	DROP	R5	
00004C18	FFFFFFFF	FFFFFFFFC			5436	DC	XL8'FFFF FFFF FFFF FFFC'	result
00004C20	AAAAAAAA	AAAAAAAA			5437	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00004C28	AAAAAAAA	AAAAAAAA			5438	DC	XL8'AAAA AAAA AAAA AAAA'	b2
					5439			
00004C30					5440	RXY_C	LXAF,0,0,4096,-	
00004C30			00004C30		5441+	DS	0FD	
00004C30	00004C68				5442+	USING	*,R5	base for test data and test routine
00004C34	0078				5443+T120	DC	A(X120)	address of test routine
00004C36	00				5444+	DC	H'120'	test number
00004C36	00				5445+	DC	X'00'	
00004C37	D3E7C1C6	40404040			5446+	DC	CL8'LXAF'	instruction name
00004C40	00004CA0				5447+	DC	A(RE120+8)	address of R2 source
00004C44	00004CA8				5448+	DC	A(RE120+16)	address of R3 source
00004C48	00000008				5449+	DC	A(8)	result length
00004C4C	00004C98				5450+REA120	DC	A(RE120)	result address
00004C50	00000000	00000000			5451+	DS	FD	gap
00004C58	00000000	00000000			5452+R10120	DS	D	R1 output
00004C60	00000000	00000000			5453+	DS	FD	gap
					5454+*			
00004C68					5455+X120	DS	0F	
00004C68	E310	8E88 0004		00001088	5456+	LG	R1,R1FUDGE	
00004C6E	B982	0000			5457+	XGR	0,0	
00004C72	5800	5010		00000010	5458+	L	0,X2ADDR	load x2 source address
00004C76	E300	0000 0004		00000000	5459+	LG	0,0(0)	load source
00004C7C	B982	0000			5460+	XGR	0,0	
00004C80	5800	5014		00000014	5461+	L	0,B2ADDR	load b2 source address
00004C84	E300	0000 0004		00000000	5462+	LG	0,0(0)	load source
00004C8A					5465+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00004C8A	E3				5466+	DC	XL1'E3'	LLXA../LLXA.
00004C8B	10				5467+	DC	HL1'16'	r1, x2
00004C8C	0000				5468+	DC	HL2'0'	b2, dx12
00004C8E	FF				5469+	DC	HL1'-1'	dxh2
00004C8F	64				5470+	DC	XL1'64'	LLXA../LLXA.. opcode
00004C90	E310	5028 0024		00004C58	5471+	STG	R1,R10120	save R1 output
00004C96	07FB				5472+	BR	R11	return
00004C98					5473+RE120	DC	0F	xl8 expected result
00004C98					5474+	DROP	R5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004C98	FFFFFFFF	FFFFC000		5475	DC	XL8'FFFF FFFF FFFF C000'	result		
00004CA0	AAAAAAAA	AAAAAAAA		5476	DC	XL8'AAAA AAAA AAAA AAAA'	X2		
00004CA8	AAAAAAAA	AAAAAAAA		5477	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				5478 *					
				5479 *	B2 defined; X2 defined - positive				
				5480 *					
00004CB0				5481	RXY_C	LXAF,3,4,0,+			
00004CB0			00004CB0	5482+	DS	0FD			
00004CB0	00004CE8			5483+	USING	*,R5	base for test data and test routine		
00004CB4	0079			5484+T121	DC	A(X121)	address of test routine		
00004CB6	00			5485+	DC	H'121'	test number		
00004CB7	D3E7C1C6	40404040		5486+	DC	X'00'			
00004CC0	00004D20			5487+	DC	CL8'LXAF'	instruction name		
00004CC4	00004D28			5488+	DC	A(RE121+8)	address of R2 source		
00004CC8	00000008			5489+	DC	A(RE121+16)	address of R3 source		
00004CCC	00004D18			5490+	DC	A(8)	result length		
00004CD0	00000000	00000000		5491+REA121	DC	A(RE121)	result address		
00004CD8	00000000	00000000		5492+	DS	FD	gap		
00004CE0	00000000	00000000		5493+R10121	DS	D	R1 output		
				5494+	DS	FD	gap		
				5495+*					
00004CE8				5496+X121	DS	0F			
00004CE8	E310 8E88 0004		00001088	5497+	LG	R1,R1FUDGE			
00004CEE	B982 0033			5498+	XGR	3,3			
00004CF2	5830 5010		00000010	5499+	L	3,X2ADDR	load x2 source address		
00004CF6	E333 0000 0004		00000000	5500+	LG	3,0(3)	load source		
00004CFC	B982 0044			5501+	XGR	4,4			
00004D00	5840 5014		00000014	5502+	L	4,B2ADDR	load b2 source address		
00004D04	E344 0000 0004		00000000	5503+	LG	4,0(4)	load source		
00004D0A				5506+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)		
00004D0A	E3			5507+	DC	XL1'E3'	LLXA../LLXA.		
00004D0B	13			5508+	DC	HL1'19'	r1, x2		
00004D0C	4000			5509+	DC	HL2'16384'	b2, dx12		
00004D0E	00			5510+	DC	HL1'0'	dxh2		
00004D0F	64			5511+	DC	XL1'64'	LLXA../LLXA.. opcode		
00004D10	E310 5028 0024		00004CD8	5512+	STG	R1,R10121	save R1 output		
00004D16	07FB			5513+	BR	R11	return		
00004D18				5514+RE121	DC	0F	xl8 expected result		
00004D18				5515+	DROP	R5			
00004D18	AAAAAAAA	AAAAAEAA		5516	DC	XL8'AAAA AAAA AAAA AEAA'	result		
00004D20	AAAA0000	00000100		5517	DC	XL8'AAAA 0000 0000 0100'	X2		
00004D28	AAAAAAAA	AAAAAAAA		5518	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				5519					
				5520	RXY_C	LXAF,3,4,1,+			
00004D30			00004D30	5521+	DS	0FD			
00004D30				5522+	USING	*,R5	base for test data and test routine		
00004D30	00004D68			5523+T122	DC	A(X122)	address of test routine		
00004D34	007A			5524+	DC	H'122'	test number		
00004D36	00			5525+	DC	X'00'			
00004D37	D3E7C1C6	40404040		5526+	DC	CL8'LXAF'	instruction name		
00004D40	00004DA0			5527+	DC	A(RE122+8)	address of R2 source		
00004D44	00004DA8			5528+	DC	A(RE122+16)	address of R3 source		
00004D48	00000008			5529+	DC	A(8)	result length		
00004D4C	00004D98			5530+REA122	DC	A(RE122)	result address		
00004D50	00000000	00000000		5531+	DS	FD	gap		
00004D58	00000000	00000000		5532+R10122	DS	D	R1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004D60	00000000 00000000			5533+ 5534+*	DS	FD	gap
00004D68				5535+X122	DS	0F	
00004D68	E310 8E88 0004		00001088	5536+	LG	R1,R1FUDGE	
00004D6E	B982 0033			5537+	XGR	3,3	
00004D72	5830 5010		00000010	5538+	L	3,X2ADDR	load x2 source address
00004D76	E333 0000 0004		00000000	5539+	LG	3,0(3)	load source
00004D7C	B982 0044			5540+	XGR	4,4	
00004D80	5840 5014		00000014	5541+	L	4,B2ADDR	load b2 source address
00004D84	E344 0000 0004		00000000	5542+	LG	4,0(4)	load source
00004D8A				5545+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00004D8A	E3			5546+	DC	XL1'E3'	LLXA../LLXA.
00004D8B	13			5547+	DC	HL1'19'	r1, x2
00004D8C	4001			5548+	DC	HL2'16385'	b2, dxl2
00004D8E	00			5549+	DC	HL1'0'	dxh2
00004D8F	64			5550+	DC	XL1'64'	LLXA../LLXA.. opcode
00004D90	E310 5028 0024		00004D58	5551+	STG	R1,R10122	save R1 output
00004D96	07FB			5552+	BR	R11	return
00004D98				5553+RE122	DC	0F	xl8 expected result
00004D98				5554+	DROP	R5	
00004D98	AAAAAAAA AAAAAEAE			5555	DC	XL8'AAAA AAAA AAAA AEAE'	result
00004DA0	AAAA0000 00000100			5556	DC	XL8'AAAA 0000 0000 0100'	X2
00004DA8	AAAAAAAA AAAAAAAAAA			5557	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5558			
00004DB0				5559	RXY_C	LXAF,3,4,4096,+	
00004DB0		00004DB0		5560+	DS	0FD	
00004DB0	00004DE8			5561+	USING	*,R5	base for test data and test routine
00004DB4	007B			5562+T123	DC	A(X123)	address of test routine
00004DB6	00			5563+	DC	H'123'	test number
00004DB7	D3E7C1C6 40404040			5564+	DC	X'00'	
00004DC0	00004E20			5565+	DC	CL8'LXAF'	instruction name
00004DC4	00004E28			5566+	DC	A(RE123+8)	address of R2 source
00004DC8	00000008			5567+	DC	A(RE123+16)	address of R3 source
00004DCC	00004E18			5568+	DC	A(8)	result length
00004DD0	00000000 00000000			5569+REA123	DC	A(RE123)	result address
00004DD8	00000000 00000000			5570+	DS	FD	gap
00004DE0	00000000 00000000			5571+R10123	DS	D	R1 output
00004DE0	00000000 00000000			5572+	DS	FD	gap
				5573+*			
00004DE8				5574+X123	DS	0F	
00004DE8	E310 8E88 0004		00001088	5575+	LG	R1,R1FUDGE	
00004DEE	B982 0033			5576+	XGR	3,3	
00004DF2	5830 5010		00000010	5577+	L	3,X2ADDR	load x2 source address
00004DF6	E333 0000 0004		00000000	5578+	LG	3,0(3)	load source
00004DFC	B982 0044			5579+	XGR	4,4	
00004E00	5840 5014		00000014	5580+	L	4,B2ADDR	load b2 source address
00004E04	E344 0000 0004		00000000	5581+	LG	4,0(4)	load source
00004E0A				5584+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00004E0A	E3			5585+	DC	XL1'E3'	LLXA../LLXA.
00004E0B	13			5586+	DC	HL1'19'	r1, x2
00004E0C	4000			5587+	DC	HL2'16384'	b2, dxl2
00004E0E	01			5588+	DC	HL1'1'	dxh2
00004E0F	64			5589+	DC	XL1'64'	LLXA../LLXA.. opcode
00004E10	E310 5028 0024		00004DD8	5590+	STG	R1,R10123	save R1 output
00004E16	07FB			5591+	BR	R11	return
00004E18				5592+RE123	DC	0F	xl8 expected result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00004E18				5593+	DROP	R5
00004E18	AAAAAAAA AAAAAEEAA			5594	DC	XL8'AAAA AAAA AAAA EEAA' result
00004E20	AAAA0000 00000100			5595	DC	XL8'AAAA 0000 0000 0100' X2
00004E28	AAAAAAAA AAAAAAAAA			5596	DC	XL8'AAAA AAAA AAAA AAAA' b2
				5597		
				5598	RXY_C	LXAF,3,4,1,-
00004E30				5599+	DS	0FD
00004E30		00004E30		5600+	USING	*,R5 base for test data and test routine
00004E30	00004E68			5601+T124	DC	A(X124) address of test routine
00004E34	007C			5602+	DC	H'124' test number
00004E36	00			5603+	DC	X'00'
00004E37	D3E7C1C6 40404040			5604+	DC	CL8'LXAF' instruction name
00004E40	00004EA0			5605+	DC	A(RE124+8) address of R2 source
00004E44	00004EA8			5606+	DC	A(RE124+16) address of R3 source
00004E48	00000008			5607+	DC	A(8) result length
00004E4C	00004E98			5608+REA124	DC	A(RE124) result address
00004E50	00000000 00000000			5609+	DS	FD gap
00004E58	00000000 00000000			5610+R10124	DS	D R1 output
00004E60	00000000 00000000			5611+	DS	FD gap
				5612+*		
00004E68				5613+X124	DS	0F
00004E68	E310 8E88 0004		00001088	5614+	LG	R1,R1FUDGE
00004E6E	B982 0033			5615+	XGR	3,3
00004E72	5830 5010		00000010	5616+	L	3,X2ADDR load x2 source address
00004E76	E333 0000 0004		00000000	5617+	LG	3,0(3) load source
00004E7C	B982 0044			5618+	XGR	4,4
00004E80	5840 5014		00000014	5619+	L	4,B2ADDR load b2 source address
00004E84	E344 0000 0004		00000000	5620+	LG	4,0(4) load source
00004E8A				5623+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
00004E8A	E3			5624+	DC	XL1'E3' LLXA../LLXA.
00004E8B	13			5625+	DC	HL1'19' r1, x2
00004E8C	4FFF			5626+	DC	HL2'-4294946817' b2, dxl2
00004E8E	FF			5627+	DC	HL1'255' dxh2
00004E8F	64			5628+	DC	XL1'64' LLXA../LLXA.. opcode
00004E90	E310 5028 0024		00004E58	5629+	STG	R1,R10124 save R1 output
00004E96	07FB			5630+	BR	R11 return
00004E98				5631+RE124	DC	0F xl8 expected result
00004E98				5632+	DROP	R5
00004E98	AAAAAAAA AAAAAEA6			5633	DC	XL8'AAAA AAAA AAAA AEA6' result
00004EA0	AAAA0000 00000100			5634	DC	XL8'AAAA 0000 0000 0100' X2
00004EA8	AAAAAAAA AAAAAAAAA			5635	DC	XL8'AAAA AAAA AAAA AAAA' b2
				5636		
				5637	RXY_C	LXAF,3,4,4096,-
00004EB0				5638+	DS	0FD
00004EB0		00004EB0		5639+	USING	*,R5 base for test data and test routine
00004EB0	00004EE8			5640+T125	DC	A(X125) address of test routine
00004EB4	007D			5641+	DC	H'125' test number
00004EB6	00			5642+	DC	X'00'
00004EB7	D3E7C1C6 40404040			5643+	DC	CL8'LXAF' instruction name
00004EC0	00004F20			5644+	DC	A(RE125+8) address of R2 source
00004EC4	00004F28			5645+	DC	A(RE125+16) address of R3 source
00004EC8	00000008			5646+	DC	A(8) result length
00004ECC	00004F18			5647+REA125	DC	A(RE125) result address
00004ED0	00000000 00000000			5648+	DS	FD gap
00004ED8	00000000 00000000			5649+R10125	DS	D R1 output
00004EE0	00000000 00000000			5650+	DS	FD gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				5651+*			
00004EE8				5652+X125	DS	0F	
00004EE8	E310 8E88 0004		00001088	5653+	LG	R1,R1FUDGE	
00004EEE	B982 0033			5654+	XGR	3,3	
00004EF2	5830 5010		00000010	5655+	L	3,X2ADDR	load x2 source address
00004EF6	E333 0000 0004		00000000	5656+	LG	3,0(3)	load source
00004EFC	B982 0044			5657+	XGR	4,4	
00004F00	5840 5014		00000014	5658+	L	4,B2ADDR	load b2 source address
00004F04	E344 0000 0004		00000000	5659+	LG	4,0(4)	load source
00004F0A				5662+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00004F0A	E3			5663+	DC	XL1'E3'	LLXA../LLXA.
00004F0B	13			5664+	DC	HL1'19'	r1, x2
00004F0C	4000			5665+	DC	HL2'16384'	b2, dxl2
00004F0E	FF			5666+	DC	HL1'-1'	dxh2
00004F0F	64			5667+	DC	XL1'64'	LLXA../LLXA.. opcode
00004F10	E310 5028 0024		00004ED8	5668+	STG	R1,R10125	save R1 output
00004F16	07FB			5669+	BR	R11	return
00004F18				5670+RE125	DC	0F	xl8 expected result
00004F18				5671+	DROP	R5	
00004F18	AAAAAAAA AAAA6EAA			5672	DC	XL8'AAAA AAAA AAAA 6EAA'	result
00004F20	AAAA0000 00000100			5673	DC	XL8'AAAA 0000 0000 0100'	X2
00004F28	AAAAAAAA AAAAAAAAAA			5674	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5675			
				5676 *			
				5677 * B2 defined; X2 defined - negative			
				5678 *			
				5679	RXY_C	LXAF,3,4,0,+	
00004F30				5680+	DS	0FD	
00004F30		00004F30		5681+	USING	*,R5	base for test data and test routine
00004F30	00004F68			5682+T126	DC	A(X126)	address of test routine
00004F34	007E			5683+	DC	H'126'	test number
00004F36	00			5684+	DC	X'00'	
00004F37	D3E7C1C6 40404040			5685+	DC	CL8'LXAF'	instruction name
00004F40	00004FA0			5686+	DC	A(RE126+8)	address of R2 source
00004F44	00004FA8			5687+	DC	A(RE126+16)	address of R3 source
00004F48	00000008			5688+	DC	A(8)	result length
00004F4C	00004F98			5689+REA126	DC	A(RE126)	result address
00004F50	00000000 00000000			5690+	DS	FD	gap
00004F58	00000000 00000000			5691+R10126	DS	D	R1 output
00004F60	00000000 00000000			5692+	DS	FD	gap
				5693+*			
00004F68				5694+X126	DS	0F	
00004F68	E310 8E88 0004		00001088	5695+	LG	R1,R1FUDGE	
00004F6E	B982 0033			5696+	XGR	3,3	
00004F72	5830 5010		00000010	5697+	L	3,X2ADDR	load x2 source address
00004F76	E333 0000 0004		00000000	5698+	LG	3,0(3)	load source
00004F7C	B982 0044			5699+	XGR	4,4	
00004F80	5840 5014		00000014	5700+	L	4,B2ADDR	load b2 source address
00004F84	E344 0000 0004		00000000	5701+	LG	4,0(4)	load source
00004F8A				5704+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00004F8A	E3			5705+	DC	XL1'E3'	LLXA../LLXA.
00004F8B	13			5706+	DC	HL1'19'	r1, x2
00004F8C	4000			5707+	DC	HL2'16384'	b2, dxl2
00004F8E	00			5708+	DC	HL1'0'	dxh2
00004F8F	64			5709+	DC	XL1'64'	LLXA../LLXA.. opcode
00004F90	E310 5028 0024		00004F58	5710+	STG	R1,R10126	save R1 output

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004F96	07FB			5711+	BR	R11	return
00004F98				5712+RE126	DC	0F	xl8 expected result
00004F98				5713+	DROP	R5	
00004F98	AAAAAAAA AAAAAA6AA			5714	DC	XL8'AAAA AAAA AAAA A6AA'	result
00004FA0	AAAA0000 FFFFFFF00			5715	DC	XL8'AAAA 0000 FFFF FF00'	X2
00004FA8	AAAAAAAA AAAAAAAA			5716	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5717			
				5718	RXY_C	LXAF,3,4,1,+	
00004FB0				5719+	DS	0FD	
00004FB0		00004FB0		5720+	USING	*,R5	base for test data and test routine
00004FB0	00004FE8			5721+T127	DC	A(X127)	address of test routine
00004FB4	007F			5722+	DC	H'127'	test number
00004FB6	00			5723+	DC	X'00'	
00004FB7	D3E7C1C6 40404040			5724+	DC	CL8'LXAF'	instruction name
00004FC0	00005020			5725+	DC	A(RE127+8)	address of R2 source
00004FC4	00005028			5726+	DC	A(RE127+16)	address of R3 source
00004FC8	00000008			5727+	DC	A(8)	result length
00004FCC	00005018			5728+REA127	DC	A(RE127)	result address
00004FD0	00000000 00000000			5729+	DS	FD	gap
00004FD8	00000000 00000000			5730+R10127	DS	D	R1 output
00004FE0	00000000 00000000			5731+	DS	FD	gap
				5732+*			
00004FE8				5733+X127	DS	0F	
00004FE8	E310 8E88 0004		00001088	5734+	LG	R1,R1FUDGE	
00004FEE	B982 0033			5735+	XGR	3,3	
00004FF2	5830 5010		00000010	5736+	L	3,X2ADDR	load x2 source address
00004FF6	E333 0000 0004		00000000	5737+	LG	3,0(3)	load source
00004FFC	B982 0044			5738+	XGR	4,4	
00005000	5840 5014		00000014	5739+	L	4,B2ADDR	load b2 source address
00005004	E344 0000 0004		00000000	5740+	LG	4,0(4)	load source
0000500A				5743+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000500A	E3			5744+	DC	XL1'E3'	LLXA../LLXA.
0000500B	13			5745+	DC	HL1'19'	r1, x2
0000500C	4001			5746+	DC	HL2'16385'	b2, dxl2
0000500E	00			5747+	DC	HL1'0'	dxh2
0000500F	64			5748+	DC	XL1'64'	LLXA../LLXA.. opcode
00005010	E310 5028 0024		00004FD8	5749+	STG	R1,R10127	save R1 output
00005016	07FB			5750+	BR	R11	return
00005018				5751+RE127	DC	0F	xl8 expected result
00005018				5752+	DROP	R5	
00005018	AAAAAAAA AAAAAA6AE			5753	DC	XL8'AAAA AAAA AAAA A6AE'	result
00005020	AAAA0000 FFFFFFF00			5754	DC	XL8'AAAA 0000 FFFF FF00'	X2
00005028	AAAAAAAA AAAAAAAA			5755	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5756			
				5757	RXY_C	LXAF,3,4,4096,+	
00005030				5758+	DS	0FD	
00005030		00005030		5759+	USING	*,R5	base for test data and test routine
00005030	00005068			5760+T128	DC	A(X128)	address of test routine
00005034	0080			5761+	DC	H'128'	test number
00005036	00			5762+	DC	X'00'	
00005037	D3E7C1C6 40404040			5763+	DC	CL8'LXAF'	instruction name
00005040	000050A0			5764+	DC	A(RE128+8)	address of R2 source
00005044	000050A8			5765+	DC	A(RE128+16)	address of R3 source
00005048	00000008			5766+	DC	A(8)	result length
0000504C	00005098			5767+REA128	DC	A(RE128)	result address
00005050	00000000 00000000			5768+	DS	FD	gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005058	00000000 00000000			5769+R10128	DS	D	R1 output
00005060	00000000 00000000			5770+	DS	FD	gap
				5771+*			
00005068				5772+X128	DS	0F	
00005068	E310 8E88 0004		00001088	5773+	LG	R1,R1FUDGE	
0000506E	B982 0033			5774+	XGR	3,3	
00005072	5830 5010		00000010	5775+	L	3,X2ADDR	load x2 source address
00005076	E333 0000 0004		00000000	5776+	LG	3,0(3)	load source
0000507C	B982 0044			5777+	XGR	4,4	
00005080	5840 5014		00000014	5778+	L	4,B2ADDR	load b2 source address
00005084	E344 0000 0004		00000000	5779+	LG	4,0(4)	load source
0000508A				5782+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000508A	E3			5783+	DC	XL1'E3'	LLXA../LLXA.
0000508B	13			5784+	DC	HL1'19'	r1, x2
0000508C	4000			5785+	DC	HL2'16384'	b2, dxl2
0000508E	01			5786+	DC	HL1'1'	dxh2
0000508F	64			5787+	DC	XL1'64'	LLXA../LLXA.. opcode
00005090	E310 5028 0024		00005058	5788+	STG	R1,R10128	save R1 output
00005096	07FB			5789+	BR	R11	return
00005098				5790+RE128	DC	0F	xl8 expected result
00005098				5791+	DROP	R5	
00005098	AAAAAAAA AAAAE6AA			5792	DC	XL8'AAAA AAAA AAAA E6AA'	result
000050A0	AAAA0000 FFFFFFF00			5793	DC	XL8'AAAA 0000 FFFF FF00'	X2
000050A8	AAAAAAAA AAAAAAAAAA			5794	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5795			
				5796	RXY_C	LXAF,3,4,1,-	
000050B0				5797+	DS	0FD	
000050B0		000050B0		5798+	USING	*,R5	base for test data and test routine
000050B0	000050E8			5799+T129	DC	A(X129)	address of test routine
000050B4	0081			5800+	DC	H'129'	test number
000050B6	00			5801+	DC	X'00'	
000050B7	D3E7C1C6 40404040			5802+	DC	CL8'LXAF'	instruction name
000050C0	00005120			5803+	DC	A(RE129+8)	address of R2 source
000050C4	00005128			5804+	DC	A(RE129+16)	address of R3 source
000050C8	00000008			5805+	DC	A(8)	result length
000050CC	00005118			5806+REA129	DC	A(RE129)	result address
000050D0	00000000 00000000			5807+	DS	FD	gap
000050D8	00000000 00000000			5808+R10129	DS	D	R1 output
000050E0	00000000 00000000			5809+	DS	FD	gap
				5810+*			
000050E8				5811+X129	DS	0F	
000050E8	E310 8E88 0004		00001088	5812+	LG	R1,R1FUDGE	
000050EE	B982 0033			5813+	XGR	3,3	
000050F2	5830 5010		00000010	5814+	L	3,X2ADDR	load x2 source address
000050F6	E333 0000 0004		00000000	5815+	LG	3,0(3)	load source
000050FC	B982 0044			5816+	XGR	4,4	
00005100	5840 5014		00000014	5817+	L	4,B2ADDR	load b2 source address
00005104	E344 0000 0004		00000000	5818+	LG	4,0(4)	load source
0000510A				5821+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000510A	E3			5822+	DC	XL1'E3'	LLXA../LLXA.
0000510B	13			5823+	DC	HL1'19'	r1, x2
0000510C	4FFF			5824+	DC	HL2'-4294946817'	b2, dxl2
0000510E	FF			5825+	DC	HL1'255'	dxh2
0000510F	64			5826+	DC	XL1'64'	LLXA../LLXA.. opcode
00005110	E310 5028 0024		000050D8	5827+	STG	R1,R10129	save R1 output
00005116	07FB			5828+	BR	R11	return

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005118				5829+RE129	DC	0F	xl8 expected result
00005118				5830+	DROP	R5	
00005118	AAAAA6A6			5831	DC	XL8'AAAA A6A6'	result
00005120	AAAA0000 FFFFFFF00			5832	DC	XL8'AAAA 0000 FFFF FF00'	X2
00005128	AAAAA6A6			5833	DC	XL8'AAAA A6A6'	b2
				5834			
				5835	RXY_C	LXAF, 3, 4, 4096, -	
00005130				5836+	DS	0FD	
00005130		00005130		5837+	USING	*, R5	base for test data and test routine
00005130	00005168			5838+T130	DC	A(X130)	address of test routine
00005134	0082			5839+	DC	H'130'	test number
00005136	00			5840+	DC	X'00'	
00005137	D3E7C1C6 40404040			5841+	DC	CL8'LXAF'	instruction name
00005140	000051A0			5842+	DC	A(RE130+8)	address of R2 source
00005144	000051A8			5843+	DC	A(RE130+16)	address of R3 source
00005148	00000008			5844+	DC	A(8)	result length
0000514C	00005198			5845+REA130	DC	A(RE130)	result address
00005150	00000000 00000000			5846+	DS	FD	gap
00005158	00000000 00000000			5847+R10130	DS	D	R1 output
00005160	00000000 00000000			5848+	DS	FD	gap
				5849+*			
00005168				5850+X130	DS	0F	
00005168	E310 8E88 0004		00001088	5851+	LG	R1, R1FUDGE	
0000516E	B982 0033			5852+	XGR	3, 3	
00005172	5830 5010		00000010	5853+	L	3, X2ADDR	load x2 source address
00005176	E333 0000 0004		00000000	5854+	LG	3, 0(3)	load source
0000517C	B982 0044			5855+	XGR	4, 4	
00005180	5840 5014		00000014	5856+	L	4, B2ADDR	load b2 source address
00005184	E344 0000 0004		00000000	5857+	LG	4, 0(4)	load source
0000518A				5860+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000518A	E3			5861+	DC	XL1'E3'	LLXA../LLXA.
0000518B	13			5862+	DC	HL1'19'	r1, x2
0000518C	4000			5863+	DC	HL2'16384'	b2, dxl2
0000518E	FF			5864+	DC	HL1'-1'	dxh2
0000518F	64			5865+	DC	XL1'64'	LLXA../LLXA.. opcode
00005190	E310 5028 0024		00005158	5866+	STG	R1, R10130	save R1 output
00005196	07FB			5867+	BR	R11	return
00005198				5868+RE130	DC	0F	xl8 expected result
00005198				5869+	DROP	R5	
00005198	AAAAA6AA			5870	DC	XL8'AAAA A6AA'	result
000051A0	AAAA0000 FFFFFFF00			5871	DC	XL8'AAAA 0000 FFFF FF00'	X2
000051A8	AAAAA6AA			5872	DC	XL8'AAAA A6AA'	b2
				5873			
				5874	*	-----	
				5875	*	LLXAF - load logical indexed address (shift left 2)	
				5876	*	-----	
				5877	*		
				5878	RXY_C	LLXAF, 0, 0, 1, +	
000051B0				5879+	DS	0FD	
000051B0		000051B0		5880+	USING	*, R5	base for test data and test routine
000051B0	000051E8			5881+T131	DC	A(X131)	address of test routine
000051B4	0083			5882+	DC	H'131'	test number
000051B6	00			5883+	DC	X'00'	
000051B7	D3D3E7C1 C6404040			5884+	DC	CL8'LLXAF'	instruction name
000051C0	00005220			5885+	DC	A(RE131+8)	address of R2 source
000051C4	00005228			5886+	DC	A(RE131+16)	address of R3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000051C8	00000008			5887+	DC	A(8)	result length
000051CC	00005218			5888+REA131	DC	A(RE131)	result address
000051D0	00000000 00000000			5889+	DS	FD	gap
000051D8	00000000 00000000			5890+R10131	DS	D	R1 output
000051E0	00000000 00000000			5891+	DS	FD	gap
				5892+*			
000051E8				5893+X131	DS	0F	
000051E8	E310 8E88 0004		00001088	5894+	LG	R1,R1FUDGE	
000051EE	B982 0000			5895+	XGR	0,0	
000051F2	5800 5010		00000010	5896+	L	0,X2ADDR	load x2 source address
000051F6	E300 0000 0004		00000000	5897+	LG	0,0(0)	load source
000051FC	B982 0000			5898+	XGR	0,0	
00005200	5800 5014		00000014	5899+	L	0,B2ADDR	load b2 source address
00005204	E300 0000 0004		00000000	5900+	LG	0,0(0)	load source
0000520A				5903+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000520A	E3			5904+	DC	XL1'E3'	LLXA../LLXA.
0000520B	10			5905+	DC	HL1'16'	r1, x2
0000520C	0001			5906+	DC	HL2'1'	b2, dx12
0000520E	00			5907+	DC	HL1'0'	dxh2
0000520F	65			5908+	DC	XL1'65'	LLXA../LLXA.. opcode
00005210	E310 5028 0024		000051D8	5909+	STG	R1,R10131	save R1 output
00005216	07FB			5910+	BR	R11	return
00005218				5911+RE131	DC	0F	xl8 expected result
00005218				5912+	DROP	R5	
00005218	00000000 00000004			5913	DC	XL8'0000 0000 0000 0004'	result
00005220	AAAAAAAA AAAAAAAAAA			5914	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00005228	AAAAAAAA AAAAAAAAAA			5915	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5916			
				5917	RXY_C	LLXAF,0,0,4096,+	
00005230				5918+	DS	0FD	
00005230		00005230		5919+	USING	*,R5	base for test data and test routine
00005230	00005268			5920+T132	DC	A(X132)	address of test routine
00005234	0084			5921+	DC	H'132'	test number
00005236	00			5922+	DC	X'00'	
00005237	D3D3E7C1 C6404040			5923+	DC	CL8'LLXAF'	instruction name
00005240	000052A0			5924+	DC	A(RE132+8)	address of R2 source
00005244	000052A8			5925+	DC	A(RE132+16)	address of R3 source
00005248	00000008			5926+	DC	A(8)	result length
0000524C	00005298			5927+REA132	DC	A(RE132)	result address
00005250	00000000 00000000			5928+	DS	FD	gap
00005258	00000000 00000000			5929+R10132	DS	D	R1 output
00005260	00000000 00000000			5930+	DS	FD	gap
				5931+*			
00005268				5932+X132	DS	0F	
00005268	E310 8E88 0004		00001088	5933+	LG	R1,R1FUDGE	
0000526E	B982 0000			5934+	XGR	0,0	
00005272	5800 5010		00000010	5935+	L	0,X2ADDR	load x2 source address
00005276	E300 0000 0004		00000000	5936+	LG	0,0(0)	load source
0000527C	B982 0000			5937+	XGR	0,0	
00005280	5800 5014		00000014	5938+	L	0,B2ADDR	load b2 source address
00005284	E300 0000 0004		00000000	5939+	LG	0,0(0)	load source
0000528A				5942+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000528A	E3			5943+	DC	XL1'E3'	LLXA../LLXA.
0000528B	10			5944+	DC	HL1'16'	r1, x2
0000528C	0000			5945+	DC	HL2'0'	b2, dx12
0000528E	01			5946+	DC	HL1'1'	dxh2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000528F	65			5947+	DC	XL1'65'	LLXA../LLXA.. opcode
00005290	E310 5028 0024		00005258	5948+	STG	R1,R10132	save R1 output
00005296	07FB			5949+	BR	R11	return
00005298				5950+RE132	DC	0F	xl8 expected result
00005298				5951+	DROP	R5	
00005298	00000000 00004000			5952	DC	XL8'0000 0000 0000 4000'	result
000052A0	AAAAAAAA AAAAAAAAAA			5953	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000052A8	AAAAAAAA AAAAAAAAAA			5954	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5955			
000052B0				5956	RXY_C	LLXAF,0,0,1,-	
000052B0		000052B0		5957+	DS	0FD	
000052B0	000052E8			5958+	USING	*,R5	base for test data and test routine
000052B4	0085			5959+T133	DC	A(X133)	address of test routine
000052B6	00			5960+	DC	H'133'	test number
000052B6	00			5961+	DC	X'00'	
000052B7	D3D3E7C1 C6404040			5962+	DC	CL8'LLXAF'	instruction name
000052C0	00005320			5963+	DC	A(RE133+8)	address of R2 source
000052C4	00005328			5964+	DC	A(RE133+16)	address of R3 source
000052C8	00000008			5965+	DC	A(8)	result length
000052CC	00005318			5966+REA133	DC	A(RE133)	result address
000052D0	00000000 00000000			5967+	DS	FD	gap
000052D8	00000000 00000000			5968+R10133	DS	D	R1 output
000052E0	00000000 00000000			5969+	DS	FD	gap
				5970+*			
000052E8				5971+X133	DS	0F	
000052E8	E310 8E88 0004		00001088	5972+	LG	R1,R1FUDGE	
000052EE	B982 0000			5973+	XGR	0,0	
000052F2	5800 5010		00000010	5974+	L	0,X2ADDR	load x2 source address
000052F6	E300 0000 0004		00000000	5975+	LG	0,0(0)	load source
000052FC	B982 0000			5976+	XGR	0,0	
00005300	5800 5014		00000014	5977+	L	0,B2ADDR	load b2 source address
00005304	E300 0000 0004		00000000	5978+	LG	0,0(0)	load source
0000530A				5981+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000530A	E3			5982+	DC	XL1'E3'	LLXA../LLXA.
0000530B	10			5983+	DC	HL1'16'	r1, x2
0000530C	0FFF			5984+	DC	HL2'-4294963201'	b2, dxl2
0000530E	FF			5985+	DC	HL1'255'	dxh2
0000530F	65			5986+	DC	XL1'65'	LLXA../LLXA.. opcode
00005310	E310 5028 0024		000052D8	5987+	STG	R1,R10133	save R1 output
00005316	07FB			5988+	BR	R11	return
00005318				5989+RE133	DC	0F	xl8 expected result
00005318				5990+	DROP	R5	
00005318	00000003 FFFFFFFC			5991	DC	XL8'0000 0003 FFFF FFFC'	result
00005320	AAAAAAAA AAAAAAAAAA			5992	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00005328	AAAAAAAA AAAAAAAAAA			5993	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				5994			
				5995	RXY_C	LLXAF,0,0,4096,-	
00005330				5996+	DS	0FD	
00005330		00005330		5997+	USING	*,R5	base for test data and test routine
00005330	00005368			5998+T134	DC	A(X134)	address of test routine
00005334	0086			5999+	DC	H'134'	test number
00005336	00			6000+	DC	X'00'	
00005337	D3D3E7C1 C6404040			6001+	DC	CL8'LLXAF'	instruction name
00005340	000053A0			6002+	DC	A(RE134+8)	address of R2 source
00005344	000053A8			6003+	DC	A(RE134+16)	address of R3 source
00005348	00000008			6004+	DC	A(8)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000534C	00005398			6005+REA134	DC	A(RE134)	result address
00005350	00000000 00000000			6006+	DS	FD	gap
00005358	00000000 00000000			6007+R10134	DS	D	R1 output
00005360	00000000 00000000			6008+	DS	FD	gap
				6009+*			
00005368				6010+X134	DS	0F	
00005368	E310 8E88 0004		00001088	6011+	LG	R1,R1FUDGE	
0000536E	B982 0000			6012+	XGR	0,0	
00005372	5800 5010		00000010	6013+	L	0,X2ADDR	load x2 source address
00005376	E300 0000 0004		00000000	6014+	LG	0,0(0)	load source
0000537C	B982 0000			6015+	XGR	0,0	
00005380	5800 5014		00000014	6016+	L	0,B2ADDR	load b2 source address
00005384	E300 0000 0004		00000000	6017+	LG	0,0(0)	load source
0000538A				6020+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000538A	E3			6021+	DC	XL1'E3'	LLXA../LLXA.
0000538B	10			6022+	DC	HL1'16'	r1, x2
0000538C	0000			6023+	DC	HL2'0'	b2, dx12
0000538E	FF			6024+	DC	HL1'-1'	dxh2
0000538F	65			6025+	DC	XL1'65'	LLXA../LLXA.. opcode
00005390	E310 5028 0024		00005358	6026+	STG	R1,R10134	save R1 output
00005396	07FB			6027+	BR	R11	return
00005398				6028+RE134	DC	0F	xl8 expected result
00005398				6029+	DROP	R5	
00005398	00000003 FFFFC000			6030	DC	XL8'0000 0003 FFFF C000'	result
000053A0	AAAAAAAA AAAAAAAAAA			6031	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000053A8	AAAAAAAA AAAAAAAAAA			6032	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6033			
				6034 *			
				6035 * B2 defined; X2 defined - positive			
				6036 *			
000053B0				6037	RXY_C	LLXAF,3,4,0,+	
000053B0		000053B0		6038+	DS	0FD	
000053B0	000053E8			6039+	USING	*,R5	base for test data and test routine
000053B4	0087			6040+T135	DC	A(X135)	address of test routine
000053B6	00			6041+	DC	H'135'	test number
000053B6	00			6042+	DC	X'00'	
000053B7	D3D3E7C1 C6404040			6043+	DC	CL8'LLXAF'	instruction name
000053C0	00005420			6044+	DC	A(RE135+8)	address of R2 source
000053C4	00005428			6045+	DC	A(RE135+16)	address of R3 source
000053C8	00000008			6046+	DC	A(8)	result length
000053CC	00005418			6047+REA135	DC	A(RE135)	result address
000053D0	00000000 00000000			6048+	DS	FD	gap
000053D8	00000000 00000000			6049+R10135	DS	D	R1 output
000053E0	00000000 00000000			6050+	DS	FD	gap
				6051+*			
000053E8				6052+X135	DS	0F	
000053E8	E310 8E88 0004		00001088	6053+	LG	R1,R1FUDGE	
000053EE	B982 0033			6054+	XGR	3,3	
000053F2	5830 5010		00000010	6055+	L	3,X2ADDR	load x2 source address
000053F6	E333 0000 0004		00000000	6056+	LG	3,0(3)	load source
000053FC	B982 0044			6057+	XGR	4,4	
00005400	5840 5014		00000014	6058+	L	4,B2ADDR	load b2 source address
00005404	E344 0000 0004		00000000	6059+	LG	4,0(4)	load source
0000540A				6062+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000540A	E3			6063+	DC	XL1'E3'	LLXA../LLXA.
0000540B	13			6064+	DC	HL1'19'	r1, x2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000540C	4000			6065+	DC	HL2'16384'	b2, dxl2
0000540E	00			6066+	DC	HL1'0'	dxh2
0000540F	65			6067+	DC	XL1'65'	LLXA../LLXA.. opcode
00005410	E310 5028 0024		000053D8	6068+	STG	R1,R10135	save R1 output
00005416	07FB			6069+	BR	R11	return
00005418				6070+RE135	DC	0F	xl8 expected result
00005418				6071+	DROP	R5	
00005418	AAAAAAAA AAAAAEAA			6072	DC	XL8'AAAA AAAA AAAA AEAA'	result
00005420	AAAA0000 00000100			6073	DC	XL8'AAAA 0000 0000 0100'	X2
00005428	AAAAAAAA AAAAAAAA			6074	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6075			
00005430				6076	RXY_C	LLXAF,3,4,1,+	
00005430		00005430		6077+	DS	0FD	
00005430	00005468			6078+	USING	*,R5	base for test data and test routine
00005430	0088			6079+T136	DC	A(X136)	address of test routine
00005434	0088			6080+	DC	H'136'	test number
00005436	00			6081+	DC	X'00'	
00005437	D3D3E7C1 C6404040			6082+	DC	CL8'LLXAF'	instruction name
00005440	000054A0			6083+	DC	A(RE136+8)	address of R2 source
00005444	000054A8			6084+	DC	A(RE136+16)	address of R3 source
00005448	00000008			6085+	DC	A(8)	result length
0000544C	00005498			6086+REA136	DC	A(RE136)	result address
00005450	00000000 00000000			6087+	DS	FD	gap
00005458	00000000 00000000			6088+R10136	DS	D	R1 output
00005460	00000000 00000000			6089+	DS	FD	gap
				6090+*			
00005468				6091+X136	DS	0F	
00005468	E310 8E88 0004		00001088	6092+	LG	R1,R1FUDGE	
0000546E	B982 0033			6093+	XGR	3,3	
00005472	5830 5010		00000010	6094+	L	3,X2ADDR	load x2 source address
00005476	E333 0000 0004		00000000	6095+	LG	3,0(3)	load source
0000547C	B982 0044			6096+	XGR	4,4	
00005480	5840 5014		00000014	6097+	L	4,B2ADDR	load b2 source address
00005484	E344 0000 0004		00000000	6098+	LG	4,0(4)	load source
0000548A				6101+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000548A	E3			6102+	DC	XL1'E3'	LLXA../LLXA.
0000548B	13			6103+	DC	HL1'19'	r1, x2
0000548C	4001			6104+	DC	HL2'16385'	b2, dxl2
0000548E	00			6105+	DC	HL1'0'	dxh2
0000548F	65			6106+	DC	XL1'65'	LLXA../LLXA.. opcode
00005490	E310 5028 0024		00005458	6107+	STG	R1,R10136	save R1 output
00005496	07FB			6108+	BR	R11	return
00005498				6109+RE136	DC	0F	xl8 expected result
00005498				6110+	DROP	R5	
00005498	AAAAAAAA AAAAAEAE			6111	DC	XL8'AAAA AAAA AAAA AEAE'	result
000054A0	AAAA0000 00000100			6112	DC	XL8'AAAA 0000 0000 0100'	X2
000054A8	AAAAAAAA AAAAAAAA			6113	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6114			
000054B0				6115	RXY_C	LLXAF,3,4,4096,+	
000054B0		000054B0		6116+	DS	0FD	
000054B0	000054E8			6117+	USING	*,R5	base for test data and test routine
000054B0	0089			6118+T137	DC	A(X137)	address of test routine
000054B4	0089			6119+	DC	H'137'	test number
000054B6	00			6120+	DC	X'00'	
000054B7	D3D3E7C1 C6404040			6121+	DC	CL8'LLXAF'	instruction name
000054C0	00005520			6122+	DC	A(RE137+8)	address of R2 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000054C4	00005528			6123+	DC	A(RE137+16)	address of R3 source
000054C8	00000008			6124+	DC	A(8)	result length
000054CC	00005518			6125+REA137	DC	A(RE137)	result address
000054D0	00000000 00000000			6126+	DS	FD	gap
000054D8	00000000 00000000			6127+R10137	DS	D	R1 output
000054E0	00000000 00000000			6128+	DS	FD	gap
				6129+*			
000054E8				6130+X137	DS	0F	
000054E8	E310 8E88 0004		00001088	6131+	LG	R1,R1FUDGE	
000054EE	B982 0033			6132+	XGR	3,3	
000054F2	5830 5010		00000010	6133+	L	3,X2ADDR	load x2 source address
000054F6	E333 0000 0004		00000000	6134+	LG	3,0(3)	load source
000054FC	B982 0044			6135+	XGR	4,4	
00005500	5840 5014		00000014	6136+	L	4,B2ADDR	load b2 source address
00005504	E344 0000 0004		00000000	6137+	LG	4,0(4)	load source
0000550A				6140+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000550A	E3			6141+	DC	XL1'E3'	LLXA../LLXA.
0000550B	13			6142+	DC	HL1'19'	r1, x2
0000550C	4000			6143+	DC	HL2'16384'	b2, dxl2
0000550E	01			6144+	DC	HL1'1'	dxh2
0000550F	65			6145+	DC	XL1'65'	LLXA../LLXA.. opcode
00005510	E310 5028 0024		000054D8	6146+	STG	R1,R10137	save R1 output
00005516	07FB			6147+	BR	R11	return
00005518				6148+RE137	DC	0F	xl8 expected result
00005518				6149+	DROP	R5	
00005518	AAAAAAAA AAAAEEAA			6150	DC	XL8'AAAA AAAA AAAA EEAA'	result
00005520	AAAA0000 00000100			6151	DC	XL8'AAAA 0000 0000 0100'	X2
00005528	AAAAAAAA AAAAAAAAAA			6152	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6153			
00005530				6154	RXY_C	LLXAF,3,4,1,-	
00005530		00005530		6155+	DS	0FD	
00005530	00005568			6156+	USING	*,R5	base for test data and test routine
00005534	008A			6157+T138	DC	A(X138)	address of test routine
00005536	00			6158+	DC	H'138'	test number
				6159+	DC	X'00'	
00005537	D3D3E7C1 C6404040			6160+	DC	CL8'LLXAF'	instruction name
00005540	000055A0			6161+	DC	A(RE138+8)	address of R2 source
00005544	000055A8			6162+	DC	A(RE138+16)	address of R3 source
00005548	00000008			6163+	DC	A(8)	result length
0000554C	00005598			6164+REA138	DC	A(RE138)	result address
00005550	00000000 00000000			6165+	DS	FD	gap
00005558	00000000 00000000			6166+R10138	DS	D	R1 output
00005560	00000000 00000000			6167+	DS	FD	gap
				6168+*			
00005568				6169+X138	DS	0F	
00005568	E310 8E88 0004		00001088	6170+	LG	R1,R1FUDGE	
0000556E	B982 0033			6171+	XGR	3,3	
00005572	5830 5010		00000010	6172+	L	3,X2ADDR	load x2 source address
00005576	E333 0000 0004		00000000	6173+	LG	3,0(3)	load source
0000557C	B982 0044			6174+	XGR	4,4	
00005580	5840 5014		00000014	6175+	L	4,B2ADDR	load b2 source address
00005584	E344 0000 0004		00000000	6176+	LG	4,0(4)	load source
0000558A				6179+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000558A	E3			6180+	DC	XL1'E3'	LLXA../LLXA.
0000558B	13			6181+	DC	HL1'19'	r1, x2
0000558C	4FFF			6182+	DC	HL2'-4294946817'	b2, dxl2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000558E	FF			6183+	DC	HL1'255'	dxh2
0000558F	65			6184+	DC	XL1'65'	LLXA../LLXA.. opcode
00005590	E310 5028 0024		00005558	6185+	STG	R1,R10138	save R1 output
00005596	07FB			6186+	BR	R11	return
00005598				6187+RE138	DC	0F	xl8 expected result
00005598				6188+	DROP	R5	
00005598	AAAAAAAA AAAAAEA6			6189	DC	XL8'AAAA AAAA AAAA AEA6'	result
000055A0	AAAA0000 00000100			6190	DC	XL8'AAAA 0000 0000 0100'	X2
000055A8	AAAAAAAA AAAAAAAA			6191	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6192			
				6193	RXY_C	LLXAF,3,4,4096,-	
000055B0				6194+	DS	0FD	
000055B0		000055B0		6195+	USING	*,R5	base for test data and test routine
000055B0	000055E8			6196+T139	DC	A(X139)	address of test routine
000055B4	008B			6197+	DC	H'139'	test number
000055B6	00			6198+	DC	X'00'	
000055B7	D3D3E7C1 C6404040			6199+	DC	CL8'LLXAF'	instruction name
000055C0	00005620			6200+	DC	A(RE139+8)	address of R2 source
000055C4	00005628			6201+	DC	A(RE139+16)	address of R3 source
000055C8	00000008			6202+	DC	A(8)	result length
000055CC	00005618			6203+REA139	DC	A(RE139)	result address
000055D0	00000000 00000000			6204+	DS	FD	gap
000055D8	00000000 00000000			6205+R10139	DS	D	R1 output
000055E0	00000000 00000000			6206+	DS	FD	gap
				6207+*			
000055E8				6208+X139	DS	0F	
000055E8	E310 8E88 0004		00001088	6209+	LG	R1,R1FUDGE	
000055EE	B982 0033			6210+	XGR	3,3	
000055F2	5830 5010		00000010	6211+	L	3,X2ADDR	load x2 source address
000055F6	E333 0000 0004		00000000	6212+	LG	3,0(3)	load source
000055FC	B982 0044			6213+	XGR	4,4	
00005600	5840 5014		00000014	6214+	L	4,B2ADDR	load b2 source address
00005604	E344 0000 0004		00000000	6215+	LG	4,0(4)	load source
0000560A				6218+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000560A	E3			6219+	DC	XL1'E3'	LLXA../LLXA.
0000560B	13			6220+	DC	HL1'19'	r1, x2
0000560C	4000			6221+	DC	HL2'16384'	b2, dxl2
0000560E	FF			6222+	DC	HL1'-1'	dxh2
0000560F	65			6223+	DC	XL1'65'	LLXA../LLXA.. opcode
00005610	E310 5028 0024		000055D8	6224+	STG	R1,R10139	save R1 output
00005616	07FB			6225+	BR	R11	return
00005618				6226+RE139	DC	0F	xl8 expected result
00005618				6227+	DROP	R5	
00005618	AAAAAAAE AAAA6EAA			6228	DC	XL8'AAAA AA AE AAAA 6EAA'	result
00005620	AAAA0000 00000100			6229	DC	XL8'AAAA 0000 0000 0100'	X2
00005628	AAAAAAAA AAAAAAAA			6230	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6231			
				6232 *			
				6233 * B2 defined; X2 defined - negative			
				6234 *			
				6235	RXY_C	LLXAF,3,4,0,+	
00005630				6236+	DS	0FD	
00005630		00005630		6237+	USING	*,R5	base for test data and test routine
00005630	00005668			6238+T140	DC	A(X140)	address of test routine
00005634	008C			6239+	DC	H'140'	test number
00005636	00			6240+	DC	X'00'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005637	D3D3E7C1 C6404040			6241+	DC	CL8'LLXAF'	instruction name
00005640	000056A0			6242+	DC	A(RE140+8)	address of R2 source
00005644	000056A8			6243+	DC	A(RE140+16)	address of R3 source
00005648	00000008			6244+	DC	A(8)	result length
0000564C	00005698			6245+REA140	DC	A(RE140)	result address
00005650	00000000 00000000			6246+	DS	FD	gap
00005658	00000000 00000000			6247+R10140	DS	D	R1 output
00005660	00000000 00000000			6248+	DS	FD	gap
				6249+*			
00005668				6250+X140	DS	0F	
00005668	E310 8E88 0004		00001088	6251+	LG	R1,R1FUDGE	
0000566E	B982 0033			6252+	XGR	3,3	
00005672	5830 5010		00000010	6253+	L	3,X2ADDR	load x2 source address
00005676	E333 0000 0004		00000000	6254+	LG	3,0(3)	load source
0000567C	B982 0044			6255+	XGR	4,4	
00005680	5840 5014		00000014	6256+	L	4,B2ADDR	load b2 source address
00005684	E344 0000 0004		00000000	6257+	LG	4,0(4)	load source
0000568A				6260+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000568A	E3			6261+	DC	XL1'E3'	LLXA../LLXA.
0000568B	13			6262+	DC	HL1'19'	r1, x2
0000568C	4000			6263+	DC	HL2'16384'	b2, dxl2
0000568E	00			6264+	DC	HL1'0'	dxh2
0000568F	65			6265+	DC	XL1'65'	LLXA../LLXA.. opcode
00005690	E310 5028 0024		00005658	6266+	STG	R1,R10140	save R1 output
00005696	07FB			6267+	BR	R11	return
00005698				6268+RE140	DC	0F	xl8 expected result
00005698				6269+	DROP	R5	
00005698	AAAAAAAE AAAA6AA			6270	DC	XL8'AAAA AA AE AAAA A6AA'	result
000056A0	AAAA0000 FFFFFFF00			6271	DC	XL8'AAAA 0000 FFFF FF00'	X2
000056A8	AAAAAAA AAAA			6272	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6273			
				6274	RXY_C	LLXAF,3,4,1,+	
000056B0				6275+	DS	0FD	
000056B0		000056B0		6276+	USING	*,R5	base for test data and test routine
000056B0	000056E8			6277+T141	DC	A(X141)	address of test routine
000056B4	008D			6278+	DC	H'141'	test number
000056B6	00			6279+	DC	X'00'	
000056B7	D3D3E7C1 C6404040			6280+	DC	CL8'LLXAF'	instruction name
000056C0	00005720			6281+	DC	A(RE141+8)	address of R2 source
000056C4	00005728			6282+	DC	A(RE141+16)	address of R3 source
000056C8	00000008			6283+	DC	A(8)	result length
000056CC	00005718			6284+REA141	DC	A(RE141)	result address
000056D0	00000000 00000000			6285+	DS	FD	gap
000056D8	00000000 00000000			6286+R10141	DS	D	R1 output
000056E0	00000000 00000000			6287+	DS	FD	gap
				6288+*			
000056E8				6289+X141	DS	0F	
000056E8	E310 8E88 0004		00001088	6290+	LG	R1,R1FUDGE	
000056EE	B982 0033			6291+	XGR	3,3	
000056F2	5830 5010		00000010	6292+	L	3,X2ADDR	load x2 source address
000056F6	E333 0000 0004		00000000	6293+	LG	3,0(3)	load source
000056FC	B982 0044			6294+	XGR	4,4	
00005700	5840 5014		00000014	6295+	L	4,B2ADDR	load b2 source address
00005704	E344 0000 0004		00000000	6296+	LG	4,0(4)	load source
0000570A				6299+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000570A	E3			6300+	DC	XL1'E3'	LLXA../LLXA.

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000570B	13			6301+	DC	HL1'19'	r1, x2
0000570C	4001			6302+	DC	HL2'16385'	b2, dxl2
0000570E	00			6303+	DC	HL1'0'	dxh2
0000570F	65			6304+	DC	XL1'65'	LLXA../LLXA.. opcode
00005710	E310 5028 0024		000056D8	6305+	STG	R1,R10141	save R1 output
00005716	07FB			6306+	BR	R11	return
00005718				6307+RE141	DC	0F	xl8 expected result
00005718				6308+	DROP	R5	
00005718	AAAAAAAE AAAA6AE			6309	DC	XL8'AAAA AAAE AAAA A6AE'	result
00005720	AAAA0000 FFFFFFF00			6310	DC	XL8'AAAA 0000 FFFF FF00'	X2
00005728	AAAAAAA AAAA			6311	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6312			
00005730				6313	RXY_C	LLXAF, 3, 4, 4096, +	
00005730		00005730		6314+	DS	0FD	
00005730	00005768			6315+	USING	*, R5	base for test data and test routine
00005734	008E			6316+T142	DC	A(X142)	address of test routine
00005736	00			6317+	DC	H'142'	test number
00005737	D3D3E7C1 C6404040			6318+	DC	X'00'	
00005740	000057A0			6319+	DC	CL8'LLXAF'	instruction name
00005744	000057A8			6320+	DC	A(RE142+8)	address of R2 source
00005748	00000008			6321+	DC	A(RE142+16)	address of R3 source
0000574C	00005798			6322+	DC	A(8)	result length
00005750	00000000 00000000			6323+REA142	DC	A(RE142)	result address
00005758	00000000 00000000			6324+	DS	FD	gap
00005758	00000000 00000000			6325+R10142	DS	D	R1 output
00005760	00000000 00000000			6326+	DS	FD	gap
				6327+*			
00005768				6328+X142	DS	0F	
00005768	E310 8E88 0004		00001088	6329+	LG	R1,R1FUDGE	
0000576E	B982 0033			6330+	XGR	3, 3	
00005772	5830 5010		00000010	6331+	L	3, X2ADDR	load x2 source address
00005776	E333 0000 0004		00000000	6332+	LG	3, 0(3)	load source
0000577C	B982 0044			6333+	XGR	4, 4	
00005780	5840 5014		00000014	6334+	L	4, B2ADDR	load b2 source address
00005784	E344 0000 0004		00000000	6335+	LG	4, 0(4)	load source
0000578A				6338+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000578A	E3			6339+	DC	XL1'E3'	LLXA../LLXA.
0000578B	13			6340+	DC	HL1'19'	r1, x2
0000578C	4000			6341+	DC	HL2'16384'	b2, dxl2
0000578E	01			6342+	DC	HL1'1'	dxh2
0000578F	65			6343+	DC	XL1'65'	LLXA../LLXA.. opcode
00005790	E310 5028 0024		00005758	6344+	STG	R1,R10142	save R1 output
00005796	07FB			6345+	BR	R11	return
00005798				6346+RE142	DC	0F	xl8 expected result
00005798				6347+	DROP	R5	
00005798	AAAAAAA AAAAE6AA			6348	DC	XL8'AAAA AAAA AAAA E6AA'	result
000057A0	AAAA0000 FFFFFFF00			6349	DC	XL8'AAAA 0000 FFFF FF00'	X2
000057A8	AAAAAAA AAAA			6350	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6351			
000057B0				6352	RXY_C	LLXAF, 3, 4, 1, -	
000057B0		000057B0		6353+	DS	0FD	
000057B0	000057E8			6354+	USING	*, R5	base for test data and test routine
000057B4	008F			6355+T143	DC	A(X143)	address of test routine
000057B6	00			6356+	DC	H'143'	test number
000057B7	D3D3E7C1 C6404040			6357+	DC	X'00'	
				6358+	DC	CL8'LLXAF'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000057C0	00005820			6359+	DC	A(RE143+8) address of R2 source
000057C4	00005828			6360+	DC	A(RE143+16) address of R3 source
000057C8	00000008			6361+	DC	A(8) result length
000057CC	00005818			6362+REA143	DC	A(RE143) result address
000057D0	00000000 00000000			6363+	DS	FD gap
000057D8	00000000 00000000			6364+R10143	DS	D R1 output
000057E0	00000000 00000000			6365+	DS	FD gap
				6366+*		
000057E8				6367+X143	DS	0F
000057E8	E310 8E88 0004		00001088	6368+	LG	R1,R1FUDGE
000057EE	B982 0033			6369+	XGR	3,3
000057F2	5830 5010		00000010	6370+	L	3,X2ADDR load x2 source address
000057F6	E333 0000 0004		00000000	6371+	LG	3,0(3) load source
000057FC	B982 0044			6372+	XGR	4,4
00005800	5840 5014		00000014	6373+	L	4,B2ADDR load b2 source address
00005804	E344 0000 0004		00000000	6374+	LG	4,0(4) load source
0000580A				6377+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000580A	E3			6378+	DC	XL1'E3' LLXA../LLXA.
0000580B	13			6379+	DC	HL1'19' r1, x2
0000580C	4FFF			6380+	DC	HL2'-4294946817' b2, dxl2
0000580E	FF			6381+	DC	HL1'255' dxh2
0000580F	65			6382+	DC	XL1'65' LLXA../LLXA.. opcode
00005810	E310 5028 0024		000057D8	6383+	STG	R1,R10143 save R1 output
00005816	07FB			6384+	BR	R11 return
00005818				6385+REA143	DC	0F xl8 expected result
00005818				6386+	DROP	R5
00005818	AAAAAAAE AAAA6A6			6387	DC	XL8'AAAA AA AE AAAA A6A6' result
00005820	AAAA0000 FFFFFFF00			6388	DC	XL8'AAAA 0000 FFFF FF00' X2
00005828	AAAAAAA AAAA			6389	DC	XL8'AAAA AAAA AAAA AAAA' b2
				6390		
00005830				6391	RXY_C	LLXAF,3,4,4096,-
00005830		00005830		6392+	DS	0FD
00005830	00005868			6393+	USING	*,R5 base for test data and test routine
00005834	0090			6394+T144	DC	A(X144) address of test routine
00005836	00			6395+	DC	H'144' test number
00005837	D3D3E7C1 C6404040			6396+	DC	X'00'
00005840	000058A0			6397+	DC	CL8'LLXAF' instruction name
00005844	000058A8			6398+	DC	A(RE144+8) address of R2 source
00005848	00000008			6399+	DC	A(RE144+16) address of R3 source
0000584C	00005898			6400+	DC	A(8) result length
00005850	00000000 00000000			6401+REA144	DC	A(RE144) result address
00005858	00000000 00000000			6402+	DS	FD gap
00005858	00000000 00000000			6403+R10144	DS	D R1 output
00005860	00000000 00000000			6404+	DS	FD gap
				6405+*		
00005868				6406+X144	DS	0F
00005868	E310 8E88 0004		00001088	6407+	LG	R1,R1FUDGE
0000586E	B982 0033			6408+	XGR	3,3
00005872	5830 5010		00000010	6409+	L	3,X2ADDR load x2 source address
00005876	E333 0000 0004		00000000	6410+	LG	3,0(3) load source
0000587C	B982 0044			6411+	XGR	4,4
00005880	5840 5014		00000014	6412+	L	4,B2ADDR load b2 source address
00005884	E344 0000 0004		00000000	6413+	LG	4,0(4) load source
0000588A				6416+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000588A	E3			6417+	DC	XL1'E3' LLXA../LLXA.
0000588B	13			6418+	DC	HL1'19' r1, x2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000588C	4000			6419+	DC	HL2'16384'	b2, dxl2
0000588E	FF			6420+	DC	HL1'-1'	dxh2
0000588F	65			6421+	DC	XL1'65'	LLXA../LLXA.. opcode
00005890	E310 5028 0024		00005858	6422+	STG	R1,R10144	save R1 output
00005896	07FB			6423+	BR	R11	return
00005898				6424+RE144	DC	0F	xl8 expected result
00005898				6425+	DROP	R5	
00005898	AAAAAAAE AAAA66AA			6426	DC	XL8'AAAA AAAE AAAA 66AA'	result
000058A0	AAAA0000 FFFFFFF00			6427	DC	XL8'AAAA 0000 FFFF FF00'	X2
000058A8	AAAAAAA AAAA			6428	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6429			
				6430	*-----		
				6431	* LXAG - load indexed address (shift left 3)		
				6432	*-----		
				6433	*		
				6434	RXY_C	LXAG,0,0,1,+	
000058B0				6435+	DS	0FD	
000058B0		000058B0		6436+	USING	*,R5	base for test data and test routine
000058B0	000058E8			6437+T145	DC	A(X145)	address of test routine
000058B4	0091			6438+	DC	H'145'	test number
000058B6	00			6439+	DC	X'00'	
000058B7	D3E7C1C7 40404040			6440+	DC	CL8'LXAG'	instruction name
000058C0	00005920			6441+	DC	A(RE145+8)	address of R2 source
000058C4	00005928			6442+	DC	A(RE145+16)	address of R3 source
000058C8	00000008			6443+	DC	A(8)	result length
000058CC	00005918			6444+REA145	DC	A(RE145)	result address
000058D0	00000000 00000000			6445+	DS	FD	gap
000058D8	00000000 00000000			6446+R10145	DS	D	R1 output
000058E0	00000000 00000000			6447+	DS	FD	gap
				6448+*			
000058E8				6449+X145	DS	0F	
000058E8	E310 8E88 0004		00001088	6450+	LG	R1,R1FUDGE	
000058EE	B982 0000			6451+	XGR	0,0	
000058F2	5800 5010		00000010	6452+	L	0,X2ADDR	load x2 source address
000058F6	E300 0000 0004		00000000	6453+	LG	0,0(0)	load source
000058FC	B982 0000			6454+	XGR	0,0	
00005900	5800 5014		00000014	6455+	L	0,B2ADDR	load b2 source address
00005904	E300 0000 0004		00000000	6456+	LG	0,0(0)	load source
0000590A				6459+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000590A	E3			6460+	DC	XL1'E3'	LLXA../LLXA.
0000590B	10			6461+	DC	HL1'16'	r1, x2
0000590C	0001			6462+	DC	HL2'1'	b2, dxl2
0000590E	00			6463+	DC	HL1'0'	dxh2
0000590F	66			6464+	DC	XL1'66'	LLXA../LLXA.. opcode
00005910	E310 5028 0024		000058D8	6465+	STG	R1,R10145	save R1 output
00005916	07FB			6466+	BR	R11	return
00005918				6467+RE145	DC	0F	xl8 expected result
00005918				6468+	DROP	R5	
00005918	00000000 00000008			6469	DC	XL8'0000 0000 0000 0008'	result
00005920	AAAAAAA AAAA			6470	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00005928	AAAAAAA AAAA			6471	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6472			
				6473	RXY_C	LXAG,0,0,4096,+	
00005930				6474+	DS	0FD	
00005930		00005930		6475+	USING	*,R5	base for test data and test routine
00005930	00005968			6476+T146	DC	A(X146)	address of test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005934	0092			6477+	DC	H'146'	test number
00005936	00			6478+	DC	X'00'	
00005937	D3E7C1C7 40404040			6479+	DC	CL8'LXAG'	instruction name
00005940	000059A0			6480+	DC	A(RE146+8)	address of R2 source
00005944	000059A8			6481+	DC	A(RE146+16)	address of R3 source
00005948	00000008			6482+	DC	A(8)	result length
0000594C	00005998			6483+REA146	DC	A(RE146)	result address
00005950	00000000 00000000			6484+	DS	FD	gap
00005958	00000000 00000000			6485+R10146	DS	D	R1 output
00005960	00000000 00000000			6486+	DS	FD	gap
				6487+*			
00005968				6488+X146	DS	0F	
00005968	E310 8E88 0004		00001088	6489+	LG	R1,R1FUDGE	
0000596E	B982 0000			6490+	XGR	0,0	
00005972	5800 5010		00000010	6491+	L	0,X2ADDR	load x2 source address
00005976	E300 0000 0004		00000000	6492+	LG	0,0(0)	load source
0000597C	B982 0000			6493+	XGR	0,0	
00005980	5800 5014		00000014	6494+	L	0,B2ADDR	load b2 source address
00005984	E300 0000 0004		00000000	6495+	LG	0,0(0)	load source
0000598A				6498+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000598A	E3			6499+	DC	XL1'E3'	LLXA../LLXA.
0000598B	10			6500+	DC	HL1'16'	r1, x2
0000598C	0000			6501+	DC	HL2'0'	b2, dxl2
0000598E	01			6502+	DC	HL1'1'	dxh2
0000598F	66			6503+	DC	XL1'66'	LLXA../LLXA.. opcode
00005990	E310 5028 0024		00005958	6504+	STG	R1,R10146	save R1 output
00005996	07FB			6505+	BR	R11	return
00005998				6506+RE146	DC	0F	xl8 expected result
00005998				6507+	DROP	R5	
00005998	00000000 00008000			6508	DC	XL8'0000 0000 0000 8000'	result
000059A0	AAAAAAAA AAAAAAAAAA			6509	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000059A8	AAAAAAAA AAAAAAAAAA			6510	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6511			
				6512	RXY_C	LXAG,0,0,1,-	
000059B0				6513+	DS	0FD	
000059B0		000059B0		6514+	USING	*,R5	base for test data and test routine
000059B0	000059E8			6515+T147	DC	A(X147)	address of test routine
000059B4	0093			6516+	DC	H'147'	test number
000059B6	00			6517+	DC	X'00'	
000059B7	D3E7C1C7 40404040			6518+	DC	CL8'LXAG'	instruction name
000059C0	00005A20			6519+	DC	A(RE147+8)	address of R2 source
000059C4	00005A28			6520+	DC	A(RE147+16)	address of R3 source
000059C8	00000008			6521+	DC	A(8)	result length
000059CC	00005A18			6522+REA147	DC	A(RE147)	result address
000059D0	00000000 00000000			6523+	DS	FD	gap
000059D8	00000000 00000000			6524+R10147	DS	D	R1 output
000059E0	00000000 00000000			6525+	DS	FD	gap
				6526+*			
000059E8				6527+X147	DS	0F	
000059E8	E310 8E88 0004		00001088	6528+	LG	R1,R1FUDGE	
000059EE	B982 0000			6529+	XGR	0,0	
000059F2	5800 5010		00000010	6530+	L	0,X2ADDR	load x2 source address
000059F6	E300 0000 0004		00000000	6531+	LG	0,0(0)	load source
000059FC	B982 0000			6532+	XGR	0,0	
00005A00	5800 5014		00000014	6533+	L	0,B2ADDR	load b2 source address
00005A04	E300 0000 0004		00000000	6534+	LG	0,0(0)	load source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005A0A				6537+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005A0A	E3			6538+	DC	XL1'E3'	LLXA../LLXA.
00005A0B	10			6539+	DC	HL1'16'	r1, x2
00005A0C	0FFF			6540+	DC	HL2'-4294963201'	b2, dxl2
00005A0E	FF			6541+	DC	HL1'255'	dxh2
00005A0F	66			6542+	DC	XL1'66'	LLXA../LLXA.. opcode
00005A10	E310 5028 0024		000059D8	6543+	STG	R1,R10147	save R1 output
00005A16	07FB			6544+	BR	R11	return
00005A18				6545+RE147	DC	0F	xl8 expected result
00005A18				6546+	DROP	R5	
00005A18	FFFFFFFF FFFFFFFF8			6547	DC	XL8'FFFF FFFF FFFF FFF8'	result
00005A20	AAAAAAAA AAAAAAAAA			6548	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00005A28	AAAAAAAA AAAAAAAAA			6549	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6550			
00005A30				6551	RXY_C	LXAG,0,0,4096,-	
00005A30		00005A30		6552+	DS	0FD	
00005A30	00005A68			6553+	USING	*,R5	base for test data and test routine
00005A30	0094			6554+T148	DC	A(X148)	address of test routine
00005A34	00			6555+	DC	H'148'	test number
00005A36	00			6556+	DC	X'00'	
00005A37	D3E7C1C7 40404040			6557+	DC	CL8'LXAG'	instruction name
00005A40	00005AA0			6558+	DC	A(RE148+8)	address of R2 source
00005A44	00005AA8			6559+	DC	A(RE148+16)	address of R3 source
00005A48	00000008			6560+	DC	A(8)	result length
00005A4C	00005A98			6561+REA148	DC	A(RE148)	result address
00005A50	00000000 00000000			6562+	DS	FD	gap
00005A58	00000000 00000000			6563+R10148	DS	D	R1 output
00005A60	00000000 00000000			6564+	DS	FD	gap
				6565+*			
00005A68				6566+X148	DS	0F	
00005A68	E310 8E88 0004		00001088	6567+	LG	R1,R1FUDGE	
00005A6E	B982 0000			6568+	XGR	0,0	
00005A72	5800 5010		00000010	6569+	L	0,X2ADDR	load x2 source address
00005A76	E300 0000 0004		00000000	6570+	LG	0,0(0)	load source
00005A7C	B982 0000			6571+	XGR	0,0	
00005A80	5800 5014		00000014	6572+	L	0,B2ADDR	load b2 source address
00005A84	E300 0000 0004		00000000	6573+	LG	0,0(0)	load source
00005A8A				6576+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005A8A	E3			6577+	DC	XL1'E3'	LLXA../LLXA.
00005A8B	10			6578+	DC	HL1'16'	r1, x2
00005A8C	0000			6579+	DC	HL2'0'	b2, dxl2
00005A8E	FF			6580+	DC	HL1'-1'	dxh2
00005A8F	66			6581+	DC	XL1'66'	LLXA../LLXA.. opcode
00005A90	E310 5028 0024		00005A58	6582+	STG	R1,R10148	save R1 output
00005A96	07FB			6583+	BR	R11	return
00005A98				6584+RE148	DC	0F	xl8 expected result
00005A98				6585+	DROP	R5	
00005A98	FFFFFFFF FFFF8000			6586	DC	XL8'FFFF FFFF FFFF 8000'	result
00005AA0	AAAAAAAA AAAAAAAAA			6587	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00005AA8	AAAAAAAA AAAAAAAAA			6588	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6589			
				6590 *			
				6591 * B2 defined; X2 defined - positive			
				6592 *			
				6593	RXY_C	LXAG,3,4,0,+	
00005AB0				6594+	DS	0FD	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00005AB0		00005AB0		6595+	USING *,R5	base for test data and test routine
00005AB0	00005AE8			6596+T149	DC A(X149)	address of test routine
00005AB4	0095			6597+	DC H'149'	test number
00005AB6	00			6598+	DC X'00'	
00005AB7	D3E7C1C7 40404040			6599+	DC CL8'LXAG'	instruction name
00005AC0	00005B20			6600+	DC A(RE149+8)	address of R2 source
00005AC4	00005B28			6601+	DC A(RE149+16)	address of R3 source
00005AC8	00000008			6602+	DC A(8)	result length
00005ACC	00005B18			6603+REA149	DC A(RE149)	result address
00005AD0	00000000 00000000			6604+	DS FD	gap
00005AD8	00000000 00000000			6605+R10149	DS D	R1 output
00005AE0	00000000 00000000			6606+	DS FD	gap
				6607+*		
00005AE8				6608+X149	DS 0F	
00005AE8	E310 8E88 0004		00001088	6609+	LG R1,R1FUDGE	
00005AEE	B982 0033			6610+	XGR 3,3	
00005AF2	5830 5010		00000010	6611+	L 3,X2ADDR	load x2 source address
00005AF6	E333 0000 0004		00000000	6612+	LG 3,0(3)	load source
00005AFC	B982 0044			6613+	XGR 4,4	
00005B00	5840 5014		00000014	6614+	L 4,B2ADDR	load b2 source address
00005B04	E344 0000 0004		00000000	6615+	LG 4,0(4)	load source
00005B0A				6618+	DS 0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005B0A	E3			6619+	DC XL1'E3'	LLXA../LLXA.
00005B0B	13			6620+	DC HL1'19'	r1, x2
00005B0C	4000			6621+	DC HL2'16384'	b2, dx12
00005B0E	00			6622+	DC HL1'0'	dxh2
00005B0F	66			6623+	DC XL1'66'	LLXA../LLXA.. opcode
00005B10	E310 5028 0024		00005AD8	6624+	STG R1,R10149	save R1 output
00005B16	07FB			6625+	BR R11	return
00005B18				6626+RE149	DC 0F	xl8 expected result
00005B18				6627+	DROP R5	
00005B18	AAAAAAAA AAAAB2AA			6628	DC XL8'AAAA AAAA AAAA B2AA'	result
00005B20	AAAA0000 00000100			6629	DC XL8'AAAA 0000 0000 0100'	X2
00005B28	AAAAAAAA AAAAAAAAAA			6630	DC XL8'AAAA AAAA AAAA AAAA'	b2
				6631		
00005B30				6632	RXY_C LXAG,3,4,1,+	
00005B30		00005B30		6633+	DS 0FD	
00005B30	00005B68			6634+	USING *,R5	base for test data and test routine
00005B34	0096			6635+T150	DC A(X150)	address of test routine
00005B36	00			6636+	DC H'150'	test number
00005B36	00			6637+	DC X'00'	
00005B37	D3E7C1C7 40404040			6638+	DC CL8'LXAG'	instruction name
00005B40	00005BA0			6639+	DC A(RE150+8)	address of R2 source
00005B44	00005BA8			6640+	DC A(RE150+16)	address of R3 source
00005B48	00000008			6641+	DC A(8)	result length
00005B4C	00005B98			6642+REA150	DC A(RE150)	result address
00005B50	00000000 00000000			6643+	DS FD	gap
00005B58	00000000 00000000			6644+R10150	DS D	R1 output
00005B60	00000000 00000000			6645+	DS FD	gap
				6646+*		
00005B68				6647+X150	DS 0F	
00005B68	E310 8E88 0004		00001088	6648+	LG R1,R1FUDGE	
00005B6E	B982 0033			6649+	XGR 3,3	
00005B72	5830 5010		00000010	6650+	L 3,X2ADDR	load x2 source address
00005B76	E333 0000 0004		00000000	6651+	LG 3,0(3)	load source
00005B7C	B982 0044			6652+	XGR 4,4	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005B80	5840 5014		00000014	6653+	L	4,B2ADDR	load b2 source address
00005B84	E344 0000 0004		00000000	6654+	LG	4,0(4)	load source
00005B8A				6657+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005B8A	E3			6658+	DC	XL1'E3'	LLXA../LLXA.
00005B8B	13			6659+	DC	HL1'19'	r1, x2
00005B8C	4001			6660+	DC	HL2'16385'	b2, dxl2
00005B8E	00			6661+	DC	HL1'0'	dxh2
00005B8F	66			6662+	DC	XL1'66'	LLXA../LLXA.. opcode
00005B90	E310 5028 0024		00005B58	6663+	STG	R1,R10150	save R1 output
00005B96	07FB			6664+	BR	R11	return
00005B98				6665+RE150	DC	0F	xl8 expected result
00005B98				6666+	DROP	R5	
00005B98	AAAAAAAA AAAB2B2			6667	DC	XL8'AAAA AAAA AAAA B2B2'	result
00005BA0	AAAA0000 00000100			6668	DC	XL8'AAAA 0000 0000 0100'	X2
00005BA8	AAAAAAAA AAAAAAAAAA			6669	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6670			
				6671	RXY_C	LXAG,3,4,4096,+	
00005BB0				6672+	DS	0FD	
00005BB0		00005BB0		6673+	USING	*,R5	base for test data and test routine
00005BB0	00005BE8			6674+T151	DC	A(X151)	address of test routine
00005BB4	0097			6675+	DC	H'151'	test number
00005BB6	00			6676+	DC	X'00'	
00005BB7	D3E7C1C7 40404040			6677+	DC	CL8'LXAG'	instruction name
00005BC0	00005C20			6678+	DC	A(RE151+8)	address of R2 source
00005BC4	00005C28			6679+	DC	A(RE151+16)	address of R3 source
00005BC8	00000008			6680+	DC	A(8)	result length
00005BCC	00005C18			6681+REA151	DC	A(RE151)	result address
00005BD0	00000000 00000000			6682+	DS	FD	gap
00005BD8	00000000 00000000			6683+R10151	DS	D	R1 output
00005BE0	00000000 00000000			6684+	DS	FD	gap
				6685+*			
00005BE8				6686+X151	DS	0F	
00005BE8	E310 8E88 0004		00001088	6687+	LG	R1,R1FUDGE	
00005BEE	B982 0033			6688+	XGR	3,3	
00005BF2	5830 5010		00000010	6689+	L	3,X2ADDR	load x2 source address
00005BF6	E333 0000 0004		00000000	6690+	LG	3,0(3)	load source
00005BFC	B982 0044			6691+	XGR	4,4	
00005C00	5840 5014		00000014	6692+	L	4,B2ADDR	load b2 source address
00005C04	E344 0000 0004		00000000	6693+	LG	4,0(4)	load source
00005C0A				6696+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005C0A	E3			6697+	DC	XL1'E3'	LLXA../LLXA.
00005C0B	13			6698+	DC	HL1'19'	r1, x2
00005C0C	4000			6699+	DC	HL2'16384'	b2, dxl2
00005C0E	01			6700+	DC	HL1'1'	dxh2
00005C0F	66			6701+	DC	XL1'66'	LLXA../LLXA.. opcode
00005C10	E310 5028 0024		00005BD8	6702+	STG	R1,R10151	save R1 output
00005C16	07FB			6703+	BR	R11	return
00005C18				6704+RE151	DC	0F	xl8 expected result
00005C18				6705+	DROP	R5	
00005C18	AAAAAAAA AAAB32AA			6706	DC	XL8'AAAA AAAA AAAB 32AA'	result
00005C20	AAAA0000 00000100			6707	DC	XL8'AAAA 0000 0000 0100'	X2
00005C28	AAAAAAAA AAAAAAAAAA			6708	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6709			
				6710	RXY_C	LXAG,3,4,1,-	
00005C30				6711+	DS	0FD	
00005C30		00005C30		6712+	USING	*,R5	base for test data and test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00005C30	00005C68			6713+T152	DC	A(X152) address of test routine
00005C34	0098			6714+	DC	H'152' test number
00005C36	00			6715+	DC	X'00'
00005C37	D3E7C1C7 40404040			6716+	DC	CL8'LXAG' instruction name
00005C40	00005CA0			6717+	DC	A(RE152+8) address of R2 source
00005C44	00005CA8			6718+	DC	A(RE152+16) address of R3 source
00005C48	00000008			6719+	DC	A(8) result length
00005C4C	00005C98			6720+REA152	DC	A(RE152) result address
00005C50	00000000 00000000			6721+	DS	FD gap
00005C58	00000000 00000000			6722+R10152	DS	D R1 output
00005C60	00000000 00000000			6723+	DS	FD gap
				6724+*		
00005C68				6725+X152	DS	0F
00005C68	E310 8E88 0004		00001088	6726+	LG	R1,R1FUDGE
00005C6E	B982 0033			6727+	XGR	3,3
00005C72	5830 5010		00000010	6728+	L	3,X2ADDR load x2 source address
00005C76	E333 0000 0004		00000000	6729+	LG	3,0(3) load source
00005C7C	B982 0044			6730+	XGR	4,4
00005C80	5840 5014		00000014	6731+	L	4,B2ADDR load b2 source address
00005C84	E344 0000 0004		00000000	6732+	LG	4,0(4) load source
00005C8A				6735+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
00005C8A	E3			6736+	DC	XL1'E3' LLXA../LLXA.
00005C8B	13			6737+	DC	HL1'19' r1, x2
00005C8C	4FFF			6738+	DC	HL2'-4294946817' b2, dxl2
00005C8E	FF			6739+	DC	HL1'255' dxh2
00005C8F	66			6740+	DC	XL1'66' LLXA../LLXA.. opcode
00005C90	E310 5028 0024		00005C58	6741+	STG	R1,R10152 save R1 output
00005C96	07FB			6742+	BR	R11 return
00005C98				6743+RE152	DC	0F xl8 expected result
00005C98				6744+	DROP	R5
00005C98	AAAAAAAA AAAAB2A2			6745	DC	XL8'AAAA AAAA AAAA B2A2' result
00005CA0	AAAA0000 00000100			6746	DC	XL8'AAAA 0000 0000 0100' X2
00005CA8	AAAAAAAA AAAAAAAAAA			6747	DC	XL8'AAAA AAAA AAAA AAAA' b2
				6748		
				6749	RXY_C	LXAG,3,4,4096,-
00005CB0				6750+	DS	0FD
00005CB0		00005CB0		6751+	USING	*,R5 base for test data and test routine
00005CB0	00005CE8			6752+T153	DC	A(X153) address of test routine
00005CB4	0099			6753+	DC	H'153' test number
00005CB6	00			6754+	DC	X'00'
00005CB7	D3E7C1C7 40404040			6755+	DC	CL8'LXAG' instruction name
00005CC0	00005D20			6756+	DC	A(RE153+8) address of R2 source
00005CC4	00005D28			6757+	DC	A(RE153+16) address of R3 source
00005CC8	00000008			6758+	DC	A(8) result length
00005CCC	00005D18			6759+REA153	DC	A(RE153) result address
00005CD0	00000000 00000000			6760+	DS	FD gap
00005CD8	00000000 00000000			6761+R10153	DS	D R1 output
00005CE0	00000000 00000000			6762+	DS	FD gap
				6763+*		
00005CE8				6764+X153	DS	0F
00005CE8	E310 8E88 0004		00001088	6765+	LG	R1,R1FUDGE
00005CEE	B982 0033			6766+	XGR	3,3
00005CF2	5830 5010		00000010	6767+	L	3,X2ADDR load x2 source address
00005CF6	E333 0000 0004		00000000	6768+	LG	3,0(3) load source
00005CFC	B982 0044			6769+	XGR	4,4
00005D00	5840 5014		00000014	6770+	L	4,B2ADDR load b2 source address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005D04	E344 0000 0004		00000000	6771+	LG	4,0(4)	load source
00005D0A				6774+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005D0A	E3			6775+	DC	XL1'E3'	LLXA../LLXA.
00005D0B	13			6776+	DC	HL1'19'	r1, x2
00005D0C	4000			6777+	DC	HL2'16384'	b2, dxl2
00005D0E	FF			6778+	DC	HL1'-1'	dxh2
00005D0F	66			6779+	DC	XL1'66'	LLXA../LLXA.. opcode
00005D10	E310 5028 0024		00005CD8	6780+	STG	R1,R10153	save R1 output
00005D16	07FB			6781+	BR	R11	return
00005D18				6782+RE153	DC	0F	xl8 expected result
00005D18				6783+	DROP	R5	
00005D18	AAAAAAAA AAAA32AA			6784	DC	XL8'AAAA AAAA AAAA 32AA'	result
00005D20	AAAA0000 00000100			6785	DC	XL8'AAAA 0000 0000 0100'	X2
00005D28	AAAAAAAA AAAAAAAAAA			6786	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6787			
				6788 *			
				6789 * B2 defined; X2 defined - negative			
				6790 *			
00005D30				6791	RXY_C	LXAG,3,4,0,+	
00005D30		00005D30		6792+	DS	0FD	
00005D30	00005D68			6793+	USING	*,R5	base for test data and test routine
00005D34	009A			6794+T154	DC	A(X154)	address of test routine
00005D36	00			6795+	DC	H'154'	test number
00005D37	D3E7C1C7 40404040			6796+	DC	X'00'	
00005D40	00005DA0			6797+	DC	CL8'LXAG'	instruction name
00005D44	00005DA8			6798+	DC	A(RE154+8)	address of R2 source
00005D48	00000008			6799+	DC	A(RE154+16)	address of R3 source
00005D4C	00005D98			6800+	DC	A(8)	result length
00005D50	00000000 00000000			6801+REA154	DC	A(RE154)	result address
00005D58	00000000 00000000			6802+	DS	FD	gap
00005D58	00000000 00000000			6803+R10154	DS	D	R1 output
00005D60	00000000 00000000			6804+	DS	FD	gap
				6805+*			
00005D68				6806+X154	DS	0F	
00005D68	E310 8E88 0004		00001088	6807+	LG	R1,R1FUDGE	
00005D6E	B982 0033			6808+	XGR	3,3	
00005D72	5830 5010		00000010	6809+	L	3,X2ADDR	load x2 source address
00005D76	E333 0000 0004		00000000	6810+	LG	3,0(3)	load source
00005D7C	B982 0044			6811+	XGR	4,4	
00005D80	5840 5014		00000014	6812+	L	4,B2ADDR	load b2 source address
00005D84	E344 0000 0004		00000000	6813+	LG	4,0(4)	load source
00005D8A				6816+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005D8A	E3			6817+	DC	XL1'E3'	LLXA../LLXA.
00005D8B	13			6818+	DC	HL1'19'	r1, x2
00005D8C	4000			6819+	DC	HL2'16384'	b2, dxl2
00005D8E	00			6820+	DC	HL1'0'	dxh2
00005D8F	66			6821+	DC	XL1'66'	LLXA../LLXA.. opcode
00005D90	E310 5028 0024		00005D58	6822+	STG	R1,R10154	save R1 output
00005D96	07FB			6823+	BR	R11	return
00005D98				6824+RE154	DC	0F	xl8 expected result
00005D98				6825+	DROP	R5	
00005D98	AAAAAAAA AAAAA2AA			6826	DC	XL8'AAAA AAAA AAAA A2AA'	result
00005DA0	AAAA0000 FFFFFFF00			6827	DC	XL8'AAAA 0000 FFFF FF00'	X2
00005DA8	AAAAAAAA AAAAAAAAAA			6828	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6829			
				6830	RXY_C	LXAG,3,4,1,+	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005DB0				6831+	DS	0FD	
00005DB0		00005DB0		6832+	USING	*,R5	base for test data and test routine
00005DB0	00005DE8			6833+T155	DC	A(X155)	address of test routine
00005DB4	009B			6834+	DC	H'155'	test number
00005DB6	00			6835+	DC	X'00'	
00005DB7	D3E7C1C7 40404040			6836+	DC	CL8'LXAG'	instruction name
00005DC0	00005E20			6837+	DC	A(RE155+8)	address of R2 source
00005DC4	00005E28			6838+	DC	A(RE155+16)	address of R3 source
00005DC8	00000008			6839+	DC	A(8)	result length
00005DCC	00005E18			6840+REA155	DC	A(RE155)	result address
00005DD0	00000000 00000000			6841+	DS	FD	gap
00005DD8	00000000 00000000			6842+R10155	DS	D	R1 output
00005DE0	00000000 00000000			6843+	DS	FD	gap
				6844+*			
00005DE8				6845+X155	DS	0F	
00005DE8	E310 8E88 0004		00001088	6846+	LG	R1,R1FUDGE	
00005DEE	B982 0033			6847+	XGR	3,3	
00005DF2	5830 5010		00000010	6848+	L	3,X2ADDR	load x2 source address
00005DF6	E333 0000 0004		00000000	6849+	LG	3,0(3)	load source
00005DFC	B982 0044			6850+	XGR	4,4	
00005E00	5840 5014		00000014	6851+	L	4,B2ADDR	load b2 source address
00005E04	E344 0000 0004		00000000	6852+	LG	4,0(4)	load source
00005E0A				6855+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005E0A	E3			6856+	DC	XL1'E3'	LLXA../LLXA.
00005E0B	13			6857+	DC	HL1'19'	r1, x2
00005E0C	4001			6858+	DC	HL2'16385'	b2, dx12
00005E0E	00			6859+	DC	HL1'0'	dxh2
00005E0F	66			6860+	DC	XL1'66'	LLXA../LLXA.. opcode
00005E10	E310 5028 0024		00005DD8	6861+	STG	R1,R10155	save R1 output
00005E16	07FB			6862+	BR	R11	return
00005E18				6863+RE155	DC	0F	xl8 expected result
00005E18				6864+	DROP	R5	
00005E18	AAAAAAAA AAAAAA2B2			6865	DC	XL8'AAAA AAAA AAAA A2B2'	result
00005E20	AAAA0000 FFFFFFF00			6866	DC	XL8'AAAA 0000 FFFF FF00'	X2
00005E28	AAAAAAAA AAAAAAAA			6867	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6868			
00005E30				6869	RXY_C	LXAG,3,4,4096,+	
00005E30		00005E30		6870+	DS	0FD	
00005E30	00005E68			6871+	USING	*,R5	base for test data and test routine
00005E30	00005E68			6872+T156	DC	A(X156)	address of test routine
00005E34	009C			6873+	DC	H'156'	test number
00005E36	00			6874+	DC	X'00'	
00005E37	D3E7C1C7 40404040			6875+	DC	CL8'LXAG'	instruction name
00005E40	00005EA0			6876+	DC	A(RE156+8)	address of R2 source
00005E44	00005EA8			6877+	DC	A(RE156+16)	address of R3 source
00005E48	00000008			6878+	DC	A(8)	result length
00005E4C	00005E98			6879+REA156	DC	A(RE156)	result address
00005E50	00000000 00000000			6880+	DS	FD	gap
00005E58	00000000 00000000			6881+R10156	DS	D	R1 output
00005E60	00000000 00000000			6882+	DS	FD	gap
				6883+*			
00005E68				6884+X156	DS	0F	
00005E68	E310 8E88 0004		00001088	6885+	LG	R1,R1FUDGE	
00005E6E	B982 0033			6886+	XGR	3,3	
00005E72	5830 5010		00000010	6887+	L	3,X2ADDR	load x2 source address
00005E76	E333 0000 0004		00000000	6888+	LG	3,0(3)	load source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005E7C	B982 0044			6889+	XGR	4, 4	
00005E80	5840 5014		00000014	6890+	L	4, B2ADDR	load b2 source address
00005E84	E344 0000 0004		00000000	6891+	LG	4, 0(4)	load source
00005E8A				6894+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005E8A	E3			6895+	DC	XL1'E3'	LLXA../LLXA.
00005E8B	13			6896+	DC	HL1'19'	r1, x2
00005E8C	4000			6897+	DC	HL2'16384'	b2, dxl2
00005E8E	01			6898+	DC	HL1'1'	dxh2
00005E8F	66			6899+	DC	XL1'66'	LLXA../LLXA.. opcode
00005E90	E310 5028 0024		00005E58	6900+	STG	R1, R10156	save R1 output
00005E96	07FB			6901+	BR	R11	return
00005E98				6902+RE156	DC	0F	xl8 expected result
00005E98				6903+	DROP	R5	
00005E98	AAAAAAAA AAAB22AA			6904	DC	XL8'AAAA AAAA AAAB 22AA'	result
00005EA0	AAAA0000 FFFFFFF00			6905	DC	XL8'AAAA 0000 FFFF FF00'	X2
00005EA8	AAAAAAAA AAAAAAAAAA			6906	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6907			
00005EB0				6908	RXY_C	LXAG, 3, 4, 1, -	
00005EB0		00005EB0		6909+	DS	0FD	
00005EB0	00005EE8			6910+	USING	*, R5	base for test data and test routine
00005EB4	009D			6911+T157	DC	A(X157)	address of test routine
00005EB6	00			6912+	DC	H'157'	test number
00005EB6	00			6913+	DC	X'00'	
00005EB7	D3E7C1C7 40404040			6914+	DC	CL8'LXAG'	instruction name
00005EC0	00005F20			6915+	DC	A(RE157+8)	address of R2 source
00005EC4	00005F28			6916+	DC	A(RE157+16)	address of R3 source
00005EC8	00000008			6917+	DC	A(8)	result length
00005ECC	00005F18			6918+REA157	DC	A(RE157)	result address
00005ED0	00000000 00000000			6919+	DS	FD	gap
00005ED8	00000000 00000000			6920+R10157	DS	D	R1 output
00005EE0	00000000 00000000			6921+	DS	FD	gap
				6922+*			
00005EE8				6923+X157	DS	0F	
00005EE8	E310 8E88 0004		00001088	6924+	LG	R1, R1FUDGE	
00005EEE	B982 0033			6925+	XGR	3, 3	
00005EF2	5830 5010		00000010	6926+	L	3, X2ADDR	load x2 source address
00005EF6	E333 0000 0004		00000000	6927+	LG	3, 0(3)	load source
00005EFC	B982 0044			6928+	XGR	4, 4	
00005F00	5840 5014		00000014	6929+	L	4, B2ADDR	load b2 source address
00005F04	E344 0000 0004		00000000	6930+	LG	4, 0(4)	load source
00005F0A				6933+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005F0A	E3			6934+	DC	XL1'E3'	LLXA../LLXA.
00005F0B	13			6935+	DC	HL1'19'	r1, x2
00005F0C	4FFF			6936+	DC	HL2'-4294946817'	b2, dxl2
00005F0E	FF			6937+	DC	HL1'255'	dxh2
00005F0F	66			6938+	DC	XL1'66'	LLXA../LLXA.. opcode
00005F10	E310 5028 0024		00005ED8	6939+	STG	R1, R10157	save R1 output
00005F16	07FB			6940+	BR	R11	return
00005F18				6941+RE157	DC	0F	xl8 expected result
00005F18				6942+	DROP	R5	
00005F18	AAAAAAAA AAAAA2A2			6943	DC	XL8'AAAA AAAA AAAA A2A2'	result
00005F20	AAAA0000 FFFFFFF00			6944	DC	XL8'AAAA 0000 FFFF FF00'	X2
00005F28	AAAAAAAA AAAAAAAAAA			6945	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				6946			
00005F30				6947	RXY_C	LXAG, 3, 4, 4096, -	
				6948+	DS	0FD	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00005F30		00005F30		6949+	USING *,R5	base for test data and test routine
00005F30	00005F68			6950+T158	DC A(X158)	address of test routine
00005F34	009E			6951+	DC H'158'	test number
00005F36	00			6952+	DC X'00'	
00005F37	D3E7C1C7 40404040			6953+	DC CL8'LXAG'	instruction name
00005F40	00005FA0			6954+	DC A(RE158+8)	address of R2 source
00005F44	00005FA8			6955+	DC A(RE158+16)	address of R3 source
00005F48	00000008			6956+	DC A(8)	result length
00005F4C	00005F98			6957+REA158	DC A(RE158)	result address
00005F50	00000000 00000000			6958+	DS FD	gap
00005F58	00000000 00000000			6959+R10158	DS D	R1 output
00005F60	00000000 00000000			6960+	DS FD	gap
				6961+*		
00005F68				6962+X158	DS 0F	
00005F68	E310 8E88 0004		00001088	6963+	LG R1,R1FUDGE	
00005F6E	B982 0033			6964+	XGR 3,3	
00005F72	5830 5010		00000010	6965+	L 3,X2ADDR	load x2 source address
00005F76	E333 0000 0004		00000000	6966+	LG 3,0(3)	load source
00005F7C	B982 0044			6967+	XGR 4,4	
00005F80	5840 5014		00000014	6968+	L 4,B2ADDR	load b2 source address
00005F84	E344 0000 0004		00000000	6969+	LG 4,0(4)	load source
00005F8A				6972+	DS 0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00005F8A	E3			6973+	DC XL1'E3'	LLXA../LLXA.
00005F8B	13			6974+	DC HL1'19'	r1, x2
00005F8C	4000			6975+	DC HL2'16384'	b2, dxl2
00005F8E	FF			6976+	DC HL1'-1'	dxh2
00005F8F	66			6977+	DC XL1'66'	LLXA../LLXA.. opcode
00005F90	E310 5028 0024		00005F58	6978+	STG R1,R10158	save R1 output
00005F96	07FB			6979+	BR R11	return
00005F98				6980+RE158	DC 0F	xl8 expected result
00005F98				6981+	DROP R5	
00005F98	AAAAAAAA AAAA22AA			6982	DC XL8'AAAA AAAA AAAA 22AA'	result
00005FA0	AAAA0000 FFFFFFF00			6983	DC XL8'AAAA 0000 FFFF FF00'	X2
00005FA8	AAAAAAAA AAAAAAAAAA			6984	DC XL8'AAAA AAAA AAAA AAAA'	b2
				6985		
				6986 *	-----	
				6987 *	LLXAG - load logical indexed address (shift left 3)	
				6988 *	-----	
				6989 *		
				6990	RXY_C LLXAG,0,0,1,+	
00005FB0				6991+	DS 0FD	
00005FB0		00005FB0		6992+	USING *,R5	base for test data and test routine
00005FB0	00005FE8			6993+T159	DC A(X159)	address of test routine
00005FB4	009F			6994+	DC H'159'	test number
00005FB6	00			6995+	DC X'00'	
00005FB7	D3D3E7C1 C7404040			6996+	DC CL8'LLXAG'	instruction name
00005FC0	00006020			6997+	DC A(RE159+8)	address of R2 source
00005FC4	00006028			6998+	DC A(RE159+16)	address of R3 source
00005FC8	00000008			6999+	DC A(8)	result length
00005FCC	00006018			7000+REA159	DC A(RE159)	result address
00005FD0	00000000 00000000			7001+	DS FD	gap
00005FD8	00000000 00000000			7002+R10159	DS D	R1 output
00005FE0	00000000 00000000			7003+	DS FD	gap
				7004+*		
00005FE8				7005+X159	DS 0F	
00005FE8	E310 8E88 0004		00001088	7006+	LG R1,R1FUDGE	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005FEE	B982 0000			7007+	XGR	0,0	
00005FF2	5800 5010		00000010	7008+	L	0,X2ADDR	load x2 source address
00005FF6	E300 0000 0004		00000000	7009+	LG	0,0(0)	load source
00005FFC	B982 0000			7010+	XGR	0,0	
00006000	5800 5014		00000014	7011+	L	0,B2ADDR	load b2 source address
00006004	E300 0000 0004		00000000	7012+	LG	0,0(0)	load source
0000600A				7015+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000600A	E3			7016+	DC	XL1'E3'	LLXA../LLXA.
0000600B	10			7017+	DC	HL1'16'	r1, x2
0000600C	0001			7018+	DC	HL2'1'	b2, dxl2
0000600E	00			7019+	DC	HL1'0'	dxh2
0000600F	67			7020+	DC	XL1'67'	LLXA../LLXA.. opcode
00006010	E310 5028 0024		00005FD8	7021+	STG	R1,R10159	save R1 output
00006016	07FB			7022+	BR	R11	return
00006018				7023+RE159	DC	0F	xl8 expected result
00006018				7024+	DROP	R5	
00006018	00000000 00000008			7025	DC	XL8'0000 0000 0000 0008'	result
00006020	AAAAAAAA AAAAAAAAAA			7026	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00006028	AAAAAAAA AAAAAAAAAA			7027	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7028			
				7029	RXY_C	LLXAG,0,0,4096,+	
00006030				7030+	DS	0FD	
00006030		00006030		7031+	USING	*,R5	base for test data and test routine
00006030	00006068			7032+T160	DC	A(X160)	address of test routine
00006034	00A0			7033+	DC	H'160'	test number
00006036	00			7034+	DC	X'00'	
00006037	D3D3E7C1 C7404040			7035+	DC	CL8'LLXAG'	instruction name
00006040	000060A0			7036+	DC	A(RE160+8)	address of R2 source
00006044	000060A8			7037+	DC	A(RE160+16)	address of R3 source
00006048	00000008			7038+	DC	A(8)	result length
0000604C	00006098			7039+REA160	DC	A(RE160)	result address
00006050	00000000 00000000			7040+	DS	FD	gap
00006058	00000000 00000000			7041+R10160	DS	D	R1 output
00006060	00000000 00000000			7042+	DS	FD	gap
				7043+*			
00006068				7044+X160	DS	0F	
00006068	E310 8E88 0004		00001088	7045+	LG	R1,R1FUDGE	
0000606E	B982 0000			7046+	XGR	0,0	
00006072	5800 5010		00000010	7047+	L	0,X2ADDR	load x2 source address
00006076	E300 0000 0004		00000000	7048+	LG	0,0(0)	load source
0000607C	B982 0000			7049+	XGR	0,0	
00006080	5800 5014		00000014	7050+	L	0,B2ADDR	load b2 source address
00006084	E300 0000 0004		00000000	7051+	LG	0,0(0)	load source
0000608A				7054+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000608A	E3			7055+	DC	XL1'E3'	LLXA../LLXA.
0000608B	10			7056+	DC	HL1'16'	r1, x2
0000608C	0000			7057+	DC	HL2'0'	b2, dxl2
0000608E	01			7058+	DC	HL1'1'	dxh2
0000608F	67			7059+	DC	XL1'67'	LLXA../LLXA.. opcode
00006090	E310 5028 0024		00006058	7060+	STG	R1,R10160	save R1 output
00006096	07FB			7061+	BR	R11	return
00006098				7062+RE160	DC	0F	xl8 expected result
00006098				7063+	DROP	R5	
00006098	00000000 00008000			7064	DC	XL8'0000 0000 0000 8000'	result
000060A0	AAAAAAAA AAAAAAAAAA			7065	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000060A8	AAAAAAAA AAAAAAAAAA			7066	DC	XL8'AAAA AAAA AAAA AAAA'	b2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				7067		
				7068	RXY_C	LLXAG,0,0,1,-
000060B0				7069+	DS	0FD
000060B0		000060B0		7070+	USING	*,R5
000060B0	000060E8			7071+T161	DC	A(X161)
000060B4	00A1			7072+	DC	H'161'
000060B6	00			7073+	DC	X'00'
000060B7	D3D3E7C1 C7404040			7074+	DC	CL8'LLXAG'
000060C0	00006120			7075+	DC	A(RE161+8)
000060C4	00006128			7076+	DC	A(RE161+16)
000060C8	00000008			7077+	DC	A(8)
000060CC	00006118			7078+REA161	DC	A(RE161)
000060D0	00000000 00000000			7079+	DS	FD
000060D8	00000000 00000000			7080+R10161	DS	D
000060E0	00000000 00000000			7081+	DS	FD
				7082+*		
000060E8				7083+X161	DS	0F
000060E8	E310 8E88 0004		00001088	7084+	LG	R1,R1FUDGE
000060EE	B982 0000			7085+	XGR	0,0
000060F2	5800 5010		00000010	7086+	L	0,X2ADDR
000060F6	E300 0000 0004		00000000	7087+	LG	0,0(0)
000060FC	B982 0000			7088+	XGR	0,0
00006100	5800 5014		00000014	7089+	L	0,B2ADDR
00006104	E300 0000 0004		00000000	7090+	LG	0,0(0)
0000610A				7093+	DS	0H
0000610A	E3			7094+	DC	XL1'E3'
0000610B	10			7095+	DC	HL1'16'
0000610C	0FFF			7096+	DC	HL2'-4294963201'
0000610E	FF			7097+	DC	HL1'255'
0000610F	67			7098+	DC	XL1'67'
00006110	E310 5028 0024		000060D8	7099+	STG	R1,R10161
00006116	07FB			7100+	BR	R11
00006118				7101+RE161	DC	0F
00006118				7102+	DROP	R5
00006118	00000007 FFFFFFFF8			7103	DC	XL8'0000 0007 FFFF FFF8'
00006120	AAAAAAAA AAAAAAAAAA			7104	DC	XL8'AAAA AAAA AAAA AAAA'
00006128	AAAAAAAA AAAAAAAAAA			7105	DC	XL8'AAAA AAAA AAAA AAAA'
				7106		
				7107	RXY_C	LLXAG,0,0,4096,-
00006130				7108+	DS	0FD
00006130		00006130		7109+	USING	*,R5
00006130	00006168			7110+T162	DC	A(X162)
00006134	00A2			7111+	DC	H'162'
00006136	00			7112+	DC	X'00'
00006137	D3D3E7C1 C7404040			7113+	DC	CL8'LLXAG'
00006140	000061A0			7114+	DC	A(RE162+8)
00006144	000061A8			7115+	DC	A(RE162+16)
00006148	00000008			7116+	DC	A(8)
0000614C	00006198			7117+REA162	DC	A(RE162)
00006150	00000000 00000000			7118+	DS	FD
00006158	00000000 00000000			7119+R10162	DS	D
00006160	00000000 00000000			7120+	DS	FD
				7121+*		
00006168				7122+X162	DS	0F
00006168	E310 8E88 0004		00001088	7123+	LG	R1,R1FUDGE
0000616E	B982 0000			7124+	XGR	0,0

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006172	5800 5010		00000010	7125+	L	0,X2ADDR	load x2 source address
00006176	E300 0000 0004		00000000	7126+	LG	0,0(0)	load source
0000617C	B982 0000			7127+	XGR	0,0	
00006180	5800 5014		00000014	7128+	L	0,B2ADDR	load b2 source address
00006184	E300 0000 0004		00000000	7129+	LG	0,0(0)	load source
0000618A				7132+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000618A	E3			7133+	DC	XL1'E3'	LLXA../LLXA.
0000618B	10			7134+	DC	HL1'16'	r1, x2
0000618C	0000			7135+	DC	HL2'0'	b2, dxl2
0000618E	FF			7136+	DC	HL1'-1'	dxh2
0000618F	67			7137+	DC	XL1'67'	LLXA../LLXA.. opcode
00006190	E310 5028 0024		00006158	7138+	STG	R1,R10162	save R1 output
00006196	07FB			7139+	BR	R11	return
00006198				7140+RE162	DC	0F	xl8 expected result
00006198				7141+	DROP	R5	
00006198	00000007 FFFF8000			7142	DC	XL8'0000 0007 FFFF 8000'	result
000061A0	AAAAAAAA AAAAAAAAAA			7143	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000061A8	AAAAAAAA AAAAAAAAAA			7144	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7145			
				7146 *			
				7147 * B2 defined; X2 defined - positive			
				7148 *			
				7149	RXY_C	LLXAG,3,4,0,+	
000061B0				7150+	DS	0FD	
000061B0		000061B0		7151+	USING	*,R5	base for test data and test routine
000061B0	000061E8			7152+T163	DC	A(X163)	address of test routine
000061B4	00A3			7153+	DC	H'163'	test number
000061B6	00			7154+	DC	X'00'	
000061B7	D3D3E7C1 C7404040			7155+	DC	CL8'LLXAG'	instruction name
000061C0	00006220			7156+	DC	A(RE163+8)	address of R2 source
000061C4	00006228			7157+	DC	A(RE163+16)	address of R3 source
000061C8	00000008			7158+	DC	A(8)	result length
000061CC	00006218			7159+REA163	DC	A(RE163)	result address
000061D0	00000000 00000000			7160+	DS	FD	gap
000061D8	00000000 00000000			7161+R10163	DS	D	R1 output
000061E0	00000000 00000000			7162+	DS	FD	gap
				7163+*			
000061E8				7164+X163	DS	0F	
000061E8	E310 8E88 0004		00001088	7165+	LG	R1,R1FUDGE	
000061EE	B982 0033			7166+	XGR	3,3	
000061F2	5830 5010		00000010	7167+	L	3,X2ADDR	load x2 source address
000061F6	E333 0000 0004		00000000	7168+	LG	3,0(3)	load source
000061FC	B982 0044			7169+	XGR	4,4	
00006200	5840 5014		00000014	7170+	L	4,B2ADDR	load b2 source address
00006204	E344 0000 0004		00000000	7171+	LG	4,0(4)	load source
0000620A				7174+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000620A	E3			7175+	DC	XL1'E3'	LLXA../LLXA.
0000620B	13			7176+	DC	HL1'19'	r1, x2
0000620C	4000			7177+	DC	HL2'16384'	b2, dxl2
0000620E	00			7178+	DC	HL1'0'	dxh2
0000620F	67			7179+	DC	XL1'67'	LLXA../LLXA.. opcode
00006210	E310 5028 0024		000061D8	7180+	STG	R1,R10163	save R1 output
00006216	07FB			7181+	BR	R11	return
00006218				7182+RE163	DC	0F	xl8 expected result
00006218				7183+	DROP	R5	
00006218	AAAAAAAA AAAAB2AA			7184	DC	XL8'AAAA AAAA AAAA B2AA'	result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00006220	AAAA0000 00000100			7185	DC	XL8'AAAA 0000 0000 0100'	X2		
00006228	AAAAAAAA AAAAAAAAA			7186	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				7187					
				7188	RXY_C	LLXAG,3,4,1,+			
00006230				7189+	DS	0FD			
00006230		00006230		7190+	USING	*,R5		base for test data and test routine	
00006230	00006268			7191+T164	DC	A(X164)		address of test routine	
00006234	00A4			7192+	DC	H'164'		test number	
00006236	00			7193+	DC	X'00'			
00006237	D3D3E7C1 C7404040			7194+	DC	CL8'LLXAG'		instruction name	
00006240	000062A0			7195+	DC	A(RE164+8)		address of R2 source	
00006244	000062A8			7196+	DC	A(RE164+16)		address of R3 source	
00006248	00000008			7197+	DC	A(8)		result length	
0000624C	00006298			7198+REA164	DC	A(RE164)		result address	
00006250	00000000 00000000			7199+	DS	FD		gap	
00006258	00000000 00000000			7200+R10164	DS	D		R1 output	
00006260	00000000 00000000			7201+	DS	FD		gap	
				7202+*					
00006268				7203+X164	DS	0F			
00006268	E310 8E88 0004		00001088	7204+	LG	R1,R1FUDGE			
0000626E	B982 0033			7205+	XGR	3,3			
00006272	5830 5010		00000010	7206+	L	3,X2ADDR		load x2 source address	
00006276	E333 0000 0004		00000000	7207+	LG	3,0(3)		load source	
0000627C	B982 0044			7208+	XGR	4,4			
00006280	5840 5014		00000014	7209+	L	4,B2ADDR		load b2 source address	
00006284	E344 0000 0004		00000000	7210+	LG	4,0(4)		load source	
0000628A				7213+	DS	0H		LLXA../LLXA. r1,&dx2(&x2,&b2)	
0000628A	E3			7214+	DC	XL1'E3'		LLXA../LLXA.	
0000628B	13			7215+	DC	HL1'19'		r1, x2	
0000628C	4001			7216+	DC	HL2'16385'		b2, dx12	
0000628E	00			7217+	DC	HL1'0'		dxh2	
0000628F	67			7218+	DC	XL1'67'		LLXA../LLXA.. opcode	
00006290	E310 5028 0024		00006258	7219+	STG	R1,R10164		save R1 output	
00006296	07FB			7220+	BR	R11		return	
00006298				7221+RE164	DC	0F		xl8 expected result	
00006298				7222+	DROP	R5			
00006298	AAAAAAAA AAAAB2B2			7223	DC	XL8'AAAA AAAA AAAA B2B2'	result		
000062A0	AAAA0000 00000100			7224	DC	XL8'AAAA 0000 0000 0100'	X2		
000062A8	AAAAAAAA AAAAAAAAA			7225	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				7226					
				7227	RXY_C	LLXAG,3,4,4096,+			
000062B0				7228+	DS	0FD			
000062B0		000062B0		7229+	USING	*,R5		base for test data and test routine	
000062B0	000062E8			7230+T165	DC	A(X165)		address of test routine	
000062B4	00A5			7231+	DC	H'165'		test number	
000062B6	00			7232+	DC	X'00'			
000062B7	D3D3E7C1 C7404040			7233+	DC	CL8'LLXAG'		instruction name	
000062C0	00006320			7234+	DC	A(RE165+8)		address of R2 source	
000062C4	00006328			7235+	DC	A(RE165+16)		address of R3 source	
000062C8	00000008			7236+	DC	A(8)		result length	
000062CC	00006318			7237+REA165	DC	A(RE165)		result address	
000062D0	00000000 00000000			7238+	DS	FD		gap	
000062D8	00000000 00000000			7239+R10165	DS	D		R1 output	
000062E0	00000000 00000000			7240+	DS	FD		gap	
				7241+*					
000062E8				7242+X165	DS	0F			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000062E8	E310 8E88 0004		00001088	7243+	LG	R1,R1FUDGE	
000062EE	B982 0033			7244+	XGR	3,3	
000062F2	5830 5010		00000010	7245+	L	3,X2ADDR	load x2 source address
000062F6	E333 0000 0004		00000000	7246+	LG	3,0(3)	load source
000062FC	B982 0044			7247+	XGR	4,4	
00006300	5840 5014		00000014	7248+	L	4,B2ADDR	load b2 source address
00006304	E344 0000 0004		00000000	7249+	LG	4,0(4)	load source
0000630A				7252+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000630A	E3			7253+	DC	XL1'E3'	LLXA../LLXA.
0000630B	13			7254+	DC	HL1'19'	r1, x2
0000630C	4000			7255+	DC	HL2'16384'	b2, dxl2
0000630E	01			7256+	DC	HL1'1'	dxh2
0000630F	67			7257+	DC	XL1'67'	LLXA../LLXA.. opcode
00006310	E310 5028 0024		000062D8	7258+	STG	R1,R10165	save R1 output
00006316	07FB			7259+	BR	R11	return
00006318				7260+RE165	DC	0F	xl8 expected result
00006318				7261+	DROP	R5	
00006318	AAAAAAAA AAAB32AA			7262	DC	XL8'AAAA AAAA AAAB 32AA'	result
00006320	AAAA0000 00000100			7263	DC	XL8'AAAA 0000 0000 0100'	X2
00006328	AAAAAAAA AAAAAAAAAA			7264	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7265			
				7266	RXY_C	LLXAG,3,4,1,-	
00006330				7267+	DS	0FD	
00006330		00006330		7268+	USING	*,R5	base for test data and test routine
00006330	00006368			7269+T166	DC	A(X166)	address of test routine
00006334	00A6			7270+	DC	H'166'	test number
00006336	00			7271+	DC	X'00'	
00006337	D3D3E7C1 C7404040			7272+	DC	CL8'LLXAG'	instruction name
00006340	000063A0			7273+	DC	A(RE166+8)	address of R2 source
00006344	000063A8			7274+	DC	A(RE166+16)	address of R3 source
00006348	00000008			7275+	DC	A(8)	result length
0000634C	00006398			7276+REA166	DC	A(RE166)	result address
00006350	00000000 00000000			7277+	DS	FD	gap
00006358	00000000 00000000			7278+R10166	DS	D	R1 output
00006360	00000000 00000000			7279+	DS	FD	gap
				7280+*			
00006368				7281+X166	DS	0F	
00006368	E310 8E88 0004		00001088	7282+	LG	R1,R1FUDGE	
0000636E	B982 0033			7283+	XGR	3,3	
00006372	5830 5010		00000010	7284+	L	3,X2ADDR	load x2 source address
00006376	E333 0000 0004		00000000	7285+	LG	3,0(3)	load source
0000637C	B982 0044			7286+	XGR	4,4	
00006380	5840 5014		00000014	7287+	L	4,B2ADDR	load b2 source address
00006384	E344 0000 0004		00000000	7288+	LG	4,0(4)	load source
0000638A				7291+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000638A	E3			7292+	DC	XL1'E3'	LLXA../LLXA.
0000638B	13			7293+	DC	HL1'19'	r1, x2
0000638C	4FFF			7294+	DC	HL2'-4294946817'	b2, dxl2
0000638E	FF			7295+	DC	HL1'255'	dxh2
0000638F	67			7296+	DC	XL1'67'	LLXA../LLXA.. opcode
00006390	E310 5028 0024		00006358	7297+	STG	R1,R10166	save R1 output
00006396	07FB			7298+	BR	R11	return
00006398				7299+RE166	DC	0F	xl8 expected result
00006398				7300+	DROP	R5	
00006398	AAAAAAAA AAAAB2A2			7301	DC	XL8'AAAA AAAA AAAA B2A2'	result
000063A0	AAAA0000 00000100			7302	DC	XL8'AAAA 0000 0000 0100'	X2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000063A8	AAAAAAAA AAAAAAAAAA			7303	DC	XL8'AAAA AAAA AAAA AAAA' b2
				7304		
000063B0				7305	RXY_C	LLXAG,3,4,4096,-
000063B0		000063B0		7306+	DS	0FD
000063B0	000063E8			7307+	USING	*,R5 base for test data and test routine
000063B4	00A7			7308+T167	DC	A(X167) address of test routine
000063B6	00			7309+	DC	H'167' test number
000063B7	D3D3E7C1 C7404040			7310+	DC	X'00'
000063C0	00006420			7311+	DC	CL8'LLXAG' instruction name
000063C4	00006428			7312+	DC	A(RE167+8) address of R2 source
000063C8	00000008			7313+	DC	A(RE167+16) address of R3 source
000063CC	00006418			7314+	DC	A(8) result length
000063D0	00000000 00000000			7315+REA167	DC	A(RE167) result address
000063D8	00000000 00000000			7316+	DS	FD gap
000063E0	00000000 00000000			7317+R10167	DS	D R1 output
				7318+	DS	FD gap
				7319+*		
000063E8				7320+X167	DS	0F
000063E8	E310 8E88 0004		00001088	7321+	LG	R1,R1FUDGE
000063EE	B982 0033			7322+	XGR	3,3
000063F2	5830 5010		00000010	7323+	L	3,X2ADDR load x2 source address
000063F6	E333 0000 0004		00000000	7324+	LG	3,0(3) load source
000063FC	B982 0044			7325+	XGR	4,4
00006400	5840 5014		00000014	7326+	L	4,B2ADDR load b2 source address
00006404	E344 0000 0004		00000000	7327+	LG	4,0(4) load source
0000640A				7330+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000640A	E3			7331+	DC	XL1'E3' LLXA../LLXA.
0000640B	13			7332+	DC	HL1'19' r1, x2
0000640C	4000			7333+	DC	HL2'16384' b2, dx12
0000640E	FF			7334+	DC	HL1'-1' dxh2
0000640F	67			7335+	DC	XL1'67' LLXA../LLXA.. opcode
00006410	E310 5028 0024		000063D8	7336+	STG	R1,R10167 save R1 output
00006416	07FB			7337+	BR	R11 return
00006418				7338+RE167	DC	0F xl8 expected result
00006418				7339+	DROP	R5
00006418	AAAAAAB2 AAAA32AA			7340	DC	XL8'AAAA AAB2 AAAA 32AA' result
00006420	AAAA0000 00000100			7341	DC	XL8'AAAA 0000 0000 0100' X2
00006428	AAAAAAAA AAAAAAAAAA			7342	DC	XL8'AAAA AAAA AAAA AAAA' b2
				7343		
				7344 *		
				7345 *		B2 defined; X2 defined - negative
				7346 *		
				7347	RXY_C	LLXAG,3,4,0,+
00006430				7348+	DS	0FD
00006430		00006430		7349+	USING	*,R5 base for test data and test routine
00006430	00006468			7350+T168	DC	A(X168) address of test routine
00006434	00A8			7351+	DC	H'168' test number
00006436	00			7352+	DC	X'00'
00006437	D3D3E7C1 C7404040			7353+	DC	CL8'LLXAG' instruction name
00006440	000064A0			7354+	DC	A(RE168+8) address of R2 source
00006444	000064A8			7355+	DC	A(RE168+16) address of R3 source
00006448	00000008			7356+	DC	A(8) result length
0000644C	00006498			7357+REA168	DC	A(RE168) result address
00006450	00000000 00000000			7358+	DS	FD gap
00006458	00000000 00000000			7359+R10168	DS	D R1 output
00006460	00000000 00000000			7360+	DS	FD gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				7361+*			
00006468				7362+X168	DS	0F	
00006468	E310 8E88 0004		00001088	7363+	LG	R1,R1FUDGE	
0000646E	B982 0033			7364+	XGR	3,3	
00006472	5830 5010		00000010	7365+	L	3,X2ADDR	load x2 source address
00006476	E333 0000 0004		00000000	7366+	LG	3,0(3)	load source
0000647C	B982 0044			7367+	XGR	4,4	
00006480	5840 5014		00000014	7368+	L	4,B2ADDR	load b2 source address
00006484	E344 0000 0004		00000000	7369+	LG	4,0(4)	load source
0000648A				7372+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000648A	E3			7373+	DC	XL1'E3'	LLXA../LLXA.
0000648B	13			7374+	DC	HL1'19'	r1, x2
0000648C	4000			7375+	DC	HL2'16384'	b2, dxl2
0000648E	00			7376+	DC	HL1'0'	dxh2
0000648F	67			7377+	DC	XL1'67'	LLXA../LLXA.. opcode
00006490	E310 5028 0024		00006458	7378+	STG	R1,R10168	save R1 output
00006496	07FB			7379+	BR	R11	return
00006498				7380+RE168	DC	0F	xl8 expected result
00006498				7381+	DROP	R5	
00006498	AAAAAAB2 AAAAA2AA			7382	DC	XL8'AAAA AAB2 AAAA A2AA'	result
000064A0	AAAA0000 FFFFFFF00			7383	DC	XL8'AAAA 0000 FFFF FF00'	X2
000064A8	AAAAAAAA AAAAAAAAA			7384	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7385			
000064B0				7386	RXY_C	LLXAG,3,4,1,+	
000064B0		000064B0		7387+	DS	0FD	
000064B0	000064E8			7388+	USING	*,R5	base for test data and test routine
000064B4	00A9			7389+T169	DC	A(X169)	address of test routine
000064B6	00			7390+	DC	H'169'	test number
000064B6	00			7391+	DC	X'00'	
000064B7	D3D3E7C1 C7404040			7392+	DC	CL8'LLXAG'	instruction name
000064C0	00006520			7393+	DC	A(RE169+8)	address of R2 source
000064C4	00006528			7394+	DC	A(RE169+16)	address of R3 source
000064C8	00000008			7395+	DC	A(8)	result length
000064CC	00006518			7396+REA169	DC	A(RE169)	result address
000064D0	00000000 00000000			7397+	DS	FD	gap
000064D8	00000000 00000000			7398+R10169	DS	D	R1 output
000064E0	00000000 00000000			7399+	DS	FD	gap
				7400+*			
000064E8				7401+X169	DS	0F	
000064E8	E310 8E88 0004		00001088	7402+	LG	R1,R1FUDGE	
000064EE	B982 0033			7403+	XGR	3,3	
000064F2	5830 5010		00000010	7404+	L	3,X2ADDR	load x2 source address
000064F6	E333 0000 0004		00000000	7405+	LG	3,0(3)	load source
000064FC	B982 0044			7406+	XGR	4,4	
00006500	5840 5014		00000014	7407+	L	4,B2ADDR	load b2 source address
00006504	E344 0000 0004		00000000	7408+	LG	4,0(4)	load source
0000650A				7411+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000650A	E3			7412+	DC	XL1'E3'	LLXA../LLXA.
0000650B	13			7413+	DC	HL1'19'	r1, x2
0000650C	4001			7414+	DC	HL2'16385'	b2, dxl2
0000650E	00			7415+	DC	HL1'0'	dxh2
0000650F	67			7416+	DC	XL1'67'	LLXA../LLXA.. opcode
00006510	E310 5028 0024		000064D8	7417+	STG	R1,R10169	save R1 output
00006516	07FB			7418+	BR	R11	return
00006518				7419+RE169	DC	0F	xl8 expected result
00006518				7420+	DROP	R5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00006518	AAAAAAB2	AAAAA2B2		7421	DC	XL8'AAAA AAB2 AAAA A2B2'	result		
00006520	AAAA0000	FFFFFFF00		7422	DC	XL8'AAAA 0000 FFFF FF00'	X2		
00006528	AAAAAAAA	AAAAAAAA		7423	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				7424					
				7425	RXY_C	LLXAG,3,4,4096,+			
00006530				7426+	DS	0FD			
00006530			00006530	7427+	USING	*,R5	base for test data and test routine		
00006530	00006568			7428+T170	DC	A(X170)	address of test routine		
00006534	00AA			7429+	DC	H'170'	test number		
00006536	00			7430+	DC	X'00'			
00006537	D3D3E7C1	C7404040		7431+	DC	CL8'LLXAG'	instruction name		
00006540	000065A0			7432+	DC	A(RE170+8)	address of R2 source		
00006544	000065A8			7433+	DC	A(RE170+16)	address of R3 source		
00006548	00000008			7434+	DC	A(8)	result length		
0000654C	00006598			7435+REA170	DC	A(RE170)	result address		
00006550	00000000	00000000		7436+	DS	FD	gap		
00006558	00000000	00000000		7437+R10170	DS	D	R1 output		
00006560	00000000	00000000		7438+	DS	FD	gap		
				7439+*					
00006568				7440+X170	DS	0F			
00006568	E310 8E88 0004		00001088	7441+	LG	R1,R1FUDGE			
0000656E	B982 0033			7442+	XGR	3,3			
00006572	5830 5010		00000010	7443+	L	3,X2ADDR	load x2 source address		
00006576	E333 0000 0004		00000000	7444+	LG	3,0(3)	load source		
0000657C	B982 0044			7445+	XGR	4,4			
00006580	5840 5014		00000014	7446+	L	4,B2ADDR	load b2 source address		
00006584	E344 0000 0004		00000000	7447+	LG	4,0(4)	load source		
0000658A				7450+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)		
0000658A	E3			7451+	DC	XL1'E3'	LLXA../LLXA.		
0000658B	13			7452+	DC	HL1'19'	r1, x2		
0000658C	4000			7453+	DC	HL2'16384'	b2, dx12		
0000658E	01			7454+	DC	HL1'1'	dxh2		
0000658F	67			7455+	DC	XL1'67'	LLXA../LLXA.. opcode		
00006590	E310 5028 0024		00006558	7456+	STG	R1,R10170	save R1 output		
00006596	07FB			7457+	BR	R11	return		
00006598				7458+RE170	DC	0F	xl8 expected result		
00006598				7459+	DROP	R5			
00006598	AAAAAAAA	AAAB22AA		7460	DC	XL8'AAAA AAAA AAAB 22AA'	result		
000065A0	AAAA0000	FFFFFFF00		7461	DC	XL8'AAAA 0000 FFFF FF00'	X2		
000065A8	AAAAAAAA	AAAAAAAA		7462	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				7463					
				7464	RXY_C	LLXAG,3,4,1,-			
000065B0				7465+	DS	0FD			
000065B0			000065B0	7466+	USING	*,R5	base for test data and test routine		
000065B0	000065E8			7467+T171	DC	A(X171)	address of test routine		
000065B4	00AB			7468+	DC	H'171'	test number		
000065B6	00			7469+	DC	X'00'			
000065B7	D3D3E7C1	C7404040		7470+	DC	CL8'LLXAG'	instruction name		
000065C0	00006620			7471+	DC	A(RE171+8)	address of R2 source		
000065C4	00006628			7472+	DC	A(RE171+16)	address of R3 source		
000065C8	00000008			7473+	DC	A(8)	result length		
000065CC	00006618			7474+REA171	DC	A(RE171)	result address		
000065D0	00000000	00000000		7475+	DS	FD	gap		
000065D8	00000000	00000000		7476+R10171	DS	D	R1 output		
000065E0	00000000	00000000		7477+	DS	FD	gap		
				7478+*					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000065E8				7479+X171	DS	0F	
000065E8	E310 8E88 0004		00001088	7480+	LG	R1,R1FUDGE	
000065EE	B982 0033			7481+	XGR	3,3	
000065F2	5830 5010		00000010	7482+	L	3,X2ADDR	load x2 source address
000065F6	E333 0000 0004		00000000	7483+	LG	3,0(3)	load source
000065FC	B982 0044			7484+	XGR	4,4	
00006600	5840 5014		00000014	7485+	L	4,B2ADDR	load b2 source address
00006604	E344 0000 0004		00000000	7486+	LG	4,0(4)	load source
0000660A				7489+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000660A	E3			7490+	DC	XL1'E3'	LLXA../LLXA.
0000660B	13			7491+	DC	HL1'19'	r1, x2
0000660C	4FFF			7492+	DC	HL2'-4294946817'	b2, dxl2
0000660E	FF			7493+	DC	HL1'255'	dxh2
0000660F	67			7494+	DC	XL1'67'	LLXA../LLXA.. opcode
00006610	E310 5028 0024		000065D8	7495+	STG	R1,R10171	save R1 output
00006616	07FB			7496+	BR	R11	return
00006618				7497+RE171	DC	0F	xl8 expected result
00006618				7498+	DROP	R5	
00006618	AAAAAAB2 AAAAA2A2			7499	DC	XL8'AAAA AAB2 AAAA A2A2'	result
00006620	AAAA0000 FFFFFFF00			7500	DC	XL8'AAAA 0000 FFFF FF00'	X2
00006628	AAAAAAAA AAAAAAAAA			7501	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7502			
				7503	RXY_C	LLXAG,3,4,4096,-	
00006630				7504+	DS	0FD	
00006630		00006630		7505+	USING	*,R5	base for test data and test routine
00006630	00006668			7506+T172	DC	A(X172)	address of test routine
00006634	00AC			7507+	DC	H'172'	test number
00006636	00			7508+	DC	X'00'	
00006637	D3D3E7C1 C7404040			7509+	DC	CL8'LLXAG'	instruction name
00006640	000066A0			7510+	DC	A(RE172+8)	address of R2 source
00006644	000066A8			7511+	DC	A(RE172+16)	address of R3 source
00006648	00000008			7512+	DC	A(8)	result length
0000664C	00006698			7513+REA172	DC	A(RE172)	result address
00006650	00000000 00000000			7514+	DS	FD	gap
00006658	00000000 00000000			7515+R10172	DS	D	R1 output
00006660	00000000 00000000			7516+	DS	FD	gap
				7517+*			
00006668				7518+X172	DS	0F	
00006668	E310 8E88 0004		00001088	7519+	LG	R1,R1FUDGE	
0000666E	B982 0033			7520+	XGR	3,3	
00006672	5830 5010		00000010	7521+	L	3,X2ADDR	load x2 source address
00006676	E333 0000 0004		00000000	7522+	LG	3,0(3)	load source
0000667C	B982 0044			7523+	XGR	4,4	
00006680	5840 5014		00000014	7524+	L	4,B2ADDR	load b2 source address
00006684	E344 0000 0004		00000000	7525+	LG	4,0(4)	load source
0000668A				7528+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000668A	E3			7529+	DC	XL1'E3'	LLXA../LLXA.
0000668B	13			7530+	DC	HL1'19'	r1, x2
0000668C	4000			7531+	DC	HL2'16384'	b2, dxl2
0000668E	FF			7532+	DC	HL1'-1'	dxh2
0000668F	67			7533+	DC	XL1'67'	LLXA../LLXA.. opcode
00006690	E310 5028 0024		00006658	7534+	STG	R1,R10172	save R1 output
00006696	07FB			7535+	BR	R11	return
00006698				7536+RE172	DC	0F	xl8 expected result
00006698				7537+	DROP	R5	
00006698	AAAAAAB2 AAAA22AA			7538	DC	XL8'AAAA AAB2 AAAA 22AA'	result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000066A0	AAAA0000 FFFFFFF00			7539	DC	XL8'AAAA 0000 FFFF FF00'	X2		
000066A8	AAAAAAAA AAAAAAAAA			7540	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				7541					
				7542	*	-----			
				7543	*	LXAQ - load indexed address (shift left 4)			
				7544	*	-----			
				7545	*				
				7546		RXY_C LXAQ,0,0,1,+			
000066B0				7547+	DS	0FD			
000066B0		000066B0		7548+	USING	*,R5		base for test data and test routine	
000066B0	000066E8			7549+T173	DC	A(X173)		address of test routine	
000066B4	00AD			7550+	DC	H'173'		test number	
000066B6	00			7551+	DC	X'00'			
000066B7	D3E7C1D8 40404040			7552+	DC	CL8'LXAQ'		instruction name	
000066C0	00006720			7553+	DC	A(RE173+8)		address of R2 source	
000066C4	00006728			7554+	DC	A(RE173+16)		address of R3 source	
000066C8	00000008			7555+	DC	A(8)		result length	
000066CC	00006718			7556+REA173	DC	A(RE173)		result address	
000066D0	00000000 00000000			7557+	DS	FD		gap	
000066D8	00000000 00000000			7558+R10173	DS	D		R1 output	
000066E0	00000000 00000000			7559+	DS	FD		gap	
				7560+*					
000066E8				7561+X173	DS	0F			
000066E8	E310 8E88 0004		00001088	7562+	LG	R1,R1FUDGE			
000066EE	B982 0000			7563+	XGR	0,0			
000066F2	5800 5010		00000010	7564+	L	0,X2ADDR		load x2 source address	
000066F6	E300 0000 0004		00000000	7565+	LG	0,0(0)		load source	
000066FC	B982 0000			7566+	XGR	0,0			
00006700	5800 5014		00000014	7567+	L	0,B2ADDR		load b2 source address	
00006704	E300 0000 0004		00000000	7568+	LG	0,0(0)		load source	
0000670A				7571+	DS	0H		LLXA../LLXA. r1,&dx2(&x2,&b2)	
0000670A	E3			7572+	DC	XL1'E3'		LLXA../LLXA.	
0000670B	10			7573+	DC	HL1'16'		r1, x2	
0000670C	0001			7574+	DC	HL2'1'		b2, dx12	
0000670E	00			7575+	DC	HL1'0'		dxh2	
0000670F	68			7576+	DC	XL1'68'		LLXA../LLXA.. opcode	
00006710	E310 5028 0024		000066D8	7577+	STG	R1,R10173		save R1 output	
00006716	07FB			7578+	BR	R11		return	
00006718				7579+RE173	DC	0F		xl8 expected result	
00006718				7580+	DROP	R5			
00006718	00000000 00000010			7581	DC	XL8'0000 0000 0000 0010'	result		
00006720	AAAAAAAA AAAAAAAAA			7582	DC	XL8'AAAA AAAA AAAA AAAA'	X2		
00006728	AAAAAAAA AAAAAAAAA			7583	DC	XL8'AAAA AAAA AAAA AAAA'	b2		
				7584					
				7585	RXY_C	LXAQ,0,0,4096,+			
00006730				7586+	DS	0FD			
00006730		00006730		7587+	USING	*,R5		base for test data and test routine	
00006730	00006768			7588+T174	DC	A(X174)		address of test routine	
00006734	00AE			7589+	DC	H'174'		test number	
00006736	00			7590+	DC	X'00'			
00006737	D3E7C1D8 40404040			7591+	DC	CL8'LXAQ'		instruction name	
00006740	000067A0			7592+	DC	A(RE174+8)		address of R2 source	
00006744	000067A8			7593+	DC	A(RE174+16)		address of R3 source	
00006748	00000008			7594+	DC	A(8)		result length	
0000674C	00006798			7595+REA174	DC	A(RE174)		result address	
00006750	00000000 00000000			7596+	DS	FD		gap	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006758	00000000 00000000			7597+R10174	DS	D	R1 output
00006760	00000000 00000000			7598+	DS	FD	gap
				7599+*			
00006768				7600+X174	DS	0F	
00006768	E310 8E88 0004		00001088	7601+	LG	R1,R1FUDGE	
0000676E	B982 0000			7602+	XGR	0,0	
00006772	5800 5010		00000010	7603+	L	0,X2ADDR	load x2 source address
00006776	E300 0000 0004		00000000	7604+	LG	0,0(0)	load source
0000677C	B982 0000			7605+	XGR	0,0	
00006780	5800 5014		00000014	7606+	L	0,B2ADDR	load b2 source address
00006784	E300 0000 0004		00000000	7607+	LG	0,0(0)	load source
0000678A				7610+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000678A	E3			7611+	DC	XL1'E3'	LLXA../LLXA.
0000678B	10			7612+	DC	HL1'16'	r1, x2
0000678C	0000			7613+	DC	HL2'0'	b2, dxl2
0000678E	01			7614+	DC	HL1'1'	dxh2
0000678F	68			7615+	DC	XL1'68'	LLXA../LLXA.. opcode
00006790	E310 5028 0024		00006758	7616+	STG	R1,R10174	save R1 output
00006796	07FB			7617+	BR	R11	return
00006798				7618+RE174	DC	0F	xl8 expected result
00006798				7619+	DROP	R5	
00006798	00000000 00010000			7620	DC	XL8'0000 0000 0001 0000'	result
000067A0	AAAAAAAA AAAAAAAAAA			7621	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000067A8	AAAAAAAA AAAAAAAAAA			7622	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7623			
				7624	RXY_C	LXAQ,0,0,1,-	
000067B0				7625+	DS	0FD	
000067B0		000067B0		7626+	USING	*,R5	base for test data and test routine
000067B0	000067E8			7627+T175	DC	A(X175)	address of test routine
000067B4	00AF			7628+	DC	H'175'	test number
000067B6	00			7629+	DC	X'00'	
000067B7	D3E7C1D8 40404040			7630+	DC	CL8'LXAQ'	instruction name
000067C0	00006820			7631+	DC	A(RE175+8)	address of R2 source
000067C4	00006828			7632+	DC	A(RE175+16)	address of R3 source
000067C8	00000008			7633+	DC	A(8)	result length
000067CC	00006818			7634+REA175	DC	A(RE175)	result address
000067D0	00000000 00000000			7635+	DS	FD	gap
000067D8	00000000 00000000			7636+R10175	DS	D	R1 output
000067E0	00000000 00000000			7637+	DS	FD	gap
				7638+*			
000067E8				7639+X175	DS	0F	
000067E8	E310 8E88 0004		00001088	7640+	LG	R1,R1FUDGE	
000067EE	B982 0000			7641+	XGR	0,0	
000067F2	5800 5010		00000010	7642+	L	0,X2ADDR	load x2 source address
000067F6	E300 0000 0004		00000000	7643+	LG	0,0(0)	load source
000067FC	B982 0000			7644+	XGR	0,0	
00006800	5800 5014		00000014	7645+	L	0,B2ADDR	load b2 source address
00006804	E300 0000 0004		00000000	7646+	LG	0,0(0)	load source
0000680A				7649+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000680A	E3			7650+	DC	XL1'E3'	LLXA../LLXA.
0000680B	10			7651+	DC	HL1'16'	r1, x2
0000680C	0FFF			7652+	DC	HL2'-4294963201'	b2, dxl2
0000680E	FF			7653+	DC	HL1'255'	dxh2
0000680F	68			7654+	DC	XL1'68'	LLXA../LLXA.. opcode
00006810	E310 5028 0024		000067D8	7655+	STG	R1,R10175	save R1 output
00006816	07FB			7656+	BR	R11	return

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006818				7657+RE175	DC	0F	xl8 expected result
00006818				7658+	DROP	R5	
00006818	FFFFFFFF FFFFFFFF0			7659	DC	XL8'FFFF FFFF FFFF FFF0'	result
00006820	AAAAAAAA AAAAAAAAA			7660	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00006828	AAAAAAAA AAAAAAAAA			7661	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7662			
				7663	RXY_C	LXAQ,0,0,4096,-	
00006830				7664+	DS	0FD	
00006830		00006830		7665+	USING	*,R5	base for test data and test routine
00006830	00006868			7666+T176	DC	A(X176)	address of test routine
00006834	00B0			7667+	DC	H'176'	test number
00006836	00			7668+	DC	X'00'	
00006837	D3E7C1D8 40404040			7669+	DC	CL8'LXAQ'	instruction name
00006840	000068A0			7670+	DC	A(RE176+8)	address of R2 source
00006844	000068A8			7671+	DC	A(RE176+16)	address of R3 source
00006848	00000008			7672+	DC	A(8)	result length
0000684C	00006898			7673+REA176	DC	A(RE176)	result address
00006850	00000000 00000000			7674+	DS	FD	gap
00006858	00000000 00000000			7675+R10176	DS	D	R1 output
00006860	00000000 00000000			7676+	DS	FD	gap
				7677+*			
00006868				7678+X176	DS	0F	
00006868	E310 8E88 0004		00001088	7679+	LG	R1,R1FUDGE	
0000686E	B982 0000			7680+	XGR	0,0	
00006872	5800 5010		00000010	7681+	L	0,X2ADDR	load x2 source address
00006876	E300 0000 0004		00000000	7682+	LG	0,0(0)	load source
0000687C	B982 0000			7683+	XGR	0,0	
00006880	5800 5014		00000014	7684+	L	0,B2ADDR	load b2 source address
00006884	E300 0000 0004		00000000	7685+	LG	0,0(0)	load source
0000688A				7688+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000688A	E3			7689+	DC	XL1'E3'	LLXA../LLXA.
0000688B	10			7690+	DC	HL1'16'	r1, x2
0000688C	0000			7691+	DC	HL2'0'	b2, dxl2
0000688E	FF			7692+	DC	HL1'-1'	dxh2
0000688F	68			7693+	DC	XL1'68'	LLXA../LLXA.. opcode
00006890	E310 5028 0024		00006858	7694+	STG	R1,R10176	save R1 output
00006896	07FB			7695+	BR	R11	return
00006898				7696+RE176	DC	0F	xl8 expected result
00006898				7697+	DROP	R5	
00006898	FFFFFFFF FFFF0000			7698	DC	XL8'FFFF FFFF FFFF 0000'	result
000068A0	AAAAAAAA AAAAAAAAA			7699	DC	XL8'AAAA AAAA AAAA AAAA'	X2
000068A8	AAAAAAAA AAAAAAAAA			7700	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7701			
				7702 *			
				7703 * B2 defined; X2 defined - positive			
				7704 *			
				7705	RXY_C	LXAQ,3,4,0,+	
000068B0				7706+	DS	0FD	
000068B0		000068B0		7707+	USING	*,R5	base for test data and test routine
000068B0	000068E8			7708+T177	DC	A(X177)	address of test routine
000068B4	00B1			7709+	DC	H'177'	test number
000068B6	00			7710+	DC	X'00'	
000068B7	D3E7C1D8 40404040			7711+	DC	CL8'LXAQ'	instruction name
000068C0	00006920			7712+	DC	A(RE177+8)	address of R2 source
000068C4	00006928			7713+	DC	A(RE177+16)	address of R3 source
000068C8	00000008			7714+	DC	A(8)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000068CC	00006918			7715+REA177	DC	A(RE177)	result address
000068D0	00000000 00000000			7716+	DS	FD	gap
000068D8	00000000 00000000			7717+R10177	DS	D	R1 output
000068E0	00000000 00000000			7718+	DS	FD	gap
				7719+*			
000068E8				7720+X177	DS	0F	
000068E8	E310 8E88 0004		00001088	7721+	LG	R1,R1FUDGE	
000068EE	B982 0033			7722+	XGR	3,3	
000068F2	5830 5010		00000010	7723+	L	3,X2ADDR	load x2 source address
000068F6	E333 0000 0004		00000000	7724+	LG	3,0(3)	load source
000068FC	B982 0044			7725+	XGR	4,4	
00006900	5840 5014		00000014	7726+	L	4,B2ADDR	load b2 source address
00006904	E344 0000 0004		00000000	7727+	LG	4,0(4)	load source
0000690A				7730+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000690A	E3			7731+	DC	XL1'E3'	LLXA../LLXA.
0000690B	13			7732+	DC	HL1'19'	r1, x2
0000690C	4000			7733+	DC	HL2'16384'	b2, dx12
0000690E	00			7734+	DC	HL1'0'	dxh2
0000690F	68			7735+	DC	XL1'68'	LLXA../LLXA.. opcode
00006910	E310 5028 0024		000068D8	7736+	STG	R1,R10177	save R1 output
00006916	07FB			7737+	BR	R11	return
00006918				7738+REA177	DC	0F	xl8 expected result
00006918				7739+	DROP	R5	
00006918	AAAAAAAA AAAABAAA			7740	DC	XL8'AAAA AAAA AAAA BAAA'	result
00006920	AAAA0000 00000100			7741	DC	XL8'AAAA 0000 0000 0100'	X2
00006928	AAAAAAAA AAAAAAAAAA			7742	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7743			
				7744	RXY_C	LXAQ,3,4,1,+	
00006930				7745+	DS	0FD	
00006930		00006930		7746+	USING	*,R5	base for test data and test routine
00006930	00006968			7747+T178	DC	A(X178)	address of test routine
00006934	00B2			7748+	DC	H'178'	test number
00006936	00			7749+	DC	X'00'	
00006937	D3E7C1D8 40404040			7750+	DC	CL8'LXAQ'	instruction name
00006940	000069A0			7751+	DC	A(RE178+8)	address of R2 source
00006944	000069A8			7752+	DC	A(RE178+16)	address of R3 source
00006948	00000008			7753+	DC	A(8)	result length
0000694C	00006998			7754+REA178	DC	A(RE178)	result address
00006950	00000000 00000000			7755+	DS	FD	gap
00006958	00000000 00000000			7756+R10178	DS	D	R1 output
00006960	00000000 00000000			7757+	DS	FD	gap
				7758+*			
00006968				7759+X178	DS	0F	
00006968	E310 8E88 0004		00001088	7760+	LG	R1,R1FUDGE	
0000696E	B982 0033			7761+	XGR	3,3	
00006972	5830 5010		00000010	7762+	L	3,X2ADDR	load x2 source address
00006976	E333 0000 0004		00000000	7763+	LG	3,0(3)	load source
0000697C	B982 0044			7764+	XGR	4,4	
00006980	5840 5014		00000014	7765+	L	4,B2ADDR	load b2 source address
00006984	E344 0000 0004		00000000	7766+	LG	4,0(4)	load source
0000698A				7769+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000698A	E3			7770+	DC	XL1'E3'	LLXA../LLXA.
0000698B	13			7771+	DC	HL1'19'	r1, x2
0000698C	4001			7772+	DC	HL2'16385'	b2, dx12
0000698E	00			7773+	DC	HL1'0'	dxh2
0000698F	68			7774+	DC	XL1'68'	LLXA../LLXA.. opcode

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006990	E310 5028 0024		00006958	7775+	STG	R1,R10178	save R1 output
00006996	07FB			7776+	BR	R11	return
00006998				7777+RE178	DC	0F	xl8 expected result
00006998				7778+	DROP	R5	
00006998	AAAAAAAA AAAABABA			7779	DC	XL8'AAAA AAAA AAAA BABA'	result
000069A0	AAAA0000 00000100			7780	DC	XL8'AAAA 0000 0000 0100'	X2
000069A8	AAAAAAAA AAAAAAAAAA			7781	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7782			
000069B0				7783	RXY_C	LXAQ,3,4,4096,+	
000069B0		000069B0		7784+	DS	0FD	
000069B0	000069E8			7785+	USING	*,R5	base for test data and test routine
000069B4	00B3			7786+T179	DC	A(X179)	address of test routine
000069B6	00			7787+	DC	H'179'	test number
000069B6	00			7788+	DC	X'00'	
000069B7	D3E7C1D8 40404040			7789+	DC	CL8'LXAQ'	instruction name
000069C0	00006A20			7790+	DC	A(RE179+8)	address of R2 source
000069C4	00006A28			7791+	DC	A(RE179+16)	address of R3 source
000069C8	00000008			7792+	DC	A(8)	result length
000069CC	00006A18			7793+REA179	DC	A(RE179)	result address
000069D0	00000000 00000000			7794+	DS	FD	gap
000069D8	00000000 00000000			7795+R10179	DS	D	R1 output
000069E0	00000000 00000000			7796+	DS	FD	gap
				7797+*			
000069E8				7798+X179	DS	0F	
000069E8	E310 8E88 0004		00001088	7799+	LG	R1,R1FUDGE	
000069EE	B982 0033			7800+	XGR	3,3	
000069F2	5830 5010		00000010	7801+	L	3,X2ADDR	load x2 source address
000069F6	E333 0000 0004		00000000	7802+	LG	3,0(3)	load source
000069FC	B982 0044			7803+	XGR	4,4	
00006A00	5840 5014		00000014	7804+	L	4,B2ADDR	load b2 source address
00006A04	E344 0000 0004		00000000	7805+	LG	4,0(4)	load source
00006A0A				7808+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00006A0A	E3			7809+	DC	XL1'E3'	LLXA../LLXA.
00006A0B	13			7810+	DC	HL1'19'	r1, x2
00006A0C	4000			7811+	DC	HL2'16384'	b2, dxl2
00006A0E	01			7812+	DC	HL1'1'	dxh2
00006A0F	68			7813+	DC	XL1'68'	LLXA../LLXA.. opcode
00006A10	E310 5028 0024		000069D8	7814+	STG	R1,R10179	save R1 output
00006A16	07FB			7815+	BR	R11	return
00006A18				7816+RE179	DC	0F	xl8 expected result
00006A18				7817+	DROP	R5	
00006A18	AAAAAAAA AAABBAAA			7818	DC	XL8'AAAA AAAA AAAB BAAA'	result
00006A20	AAAA0000 00000100			7819	DC	XL8'AAAA 0000 0000 0100'	X2
00006A28	AAAAAAAA AAAAAAAAAA			7820	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7821			
00006A30				7822	RXY_C	LXAQ,3,4,1,-	
00006A30		00006A30		7823+	DS	0FD	
00006A30	00006A68			7824+	USING	*,R5	base for test data and test routine
00006A30	00B4			7825+T180	DC	A(X180)	address of test routine
00006A34	00B4			7826+	DC	H'180'	test number
00006A36	00			7827+	DC	X'00'	
00006A37	D3E7C1D8 40404040			7828+	DC	CL8'LXAQ'	instruction name
00006A40	00006AA0			7829+	DC	A(RE180+8)	address of R2 source
00006A44	00006AA8			7830+	DC	A(RE180+16)	address of R3 source
00006A48	00000008			7831+	DC	A(8)	result length
00006A4C	00006A98			7832+REA180	DC	A(RE180)	result address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006A50	00000000 00000000			7833+	DS	FD	gap
00006A58	00000000 00000000			7834+R10180	DS	D	R1 output
00006A60	00000000 00000000			7835+	DS	FD	gap
				7836+*			
00006A68				7837+X180	DS	0F	
00006A68	E310 8E88 0004		00001088	7838+	LG	R1,R1FUDGE	
00006A6E	B982 0033			7839+	XGR	3,3	
00006A72	5830 5010		00000010	7840+	L	3,X2ADDR	load x2 source address
00006A76	E333 0000 0004		00000000	7841+	LG	3,0(3)	load source
00006A7C	B982 0044			7842+	XGR	4,4	
00006A80	5840 5014		00000014	7843+	L	4,B2ADDR	load b2 source address
00006A84	E344 0000 0004		00000000	7844+	LG	4,0(4)	load source
00006A8A				7847+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00006A8A	E3			7848+	DC	XL1'E3'	LLXA../LLXA.
00006A8B	13			7849+	DC	HL1'19'	r1, x2
00006A8C	4FFF			7850+	DC	HL2'-4294946817'	b2, dxl2
00006A8E	FF			7851+	DC	HL1'255'	dxh2
00006A8F	68			7852+	DC	XL1'68'	LLXA../LLXA.. opcode
00006A90	E310 5028 0024		00006A58	7853+	STG	R1,R10180	save R1 output
00006A96	07FB			7854+	BR	R11	return
00006A98				7855+RE180	DC	0F	xl8 expected result
00006A98				7856+	DROP	R5	
00006A98	AAAAAAAA AAAABA9A			7857	DC	XL8'AAAA AAAA AAAA BA9A'	result
00006AA0	AAAA0000 00000100			7858	DC	XL8'AAAA 0000 0000 0100'	X2
00006AA8	AAAAAAAA AAAAAAAAAA			7859	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7860			
00006AB0				7861	RXY_C	LXAQ,3,4,4096,-	
00006AB0		00006AB0		7862+	DS	0FD	
00006AB0	00006AE8			7863+	USING	*,R5	base for test data and test routine
00006AB4	00B5			7864+T181	DC	A(X181)	address of test routine
00006AB6	00			7865+	DC	H'181'	test number
00006AB6	00			7866+	DC	X'00'	
00006AB7	D3E7C1D8 40404040			7867+	DC	CL8'LXAQ'	instruction name
00006AC0	00006B20			7868+	DC	A(RE181+8)	address of R2 source
00006AC4	00006B28			7869+	DC	A(RE181+16)	address of R3 source
00006AC8	00000008			7870+	DC	A(8)	result length
00006ACC	00006B18			7871+REA181	DC	A(RE181)	result address
00006AD0	00000000 00000000			7872+	DS	FD	gap
00006AD8	00000000 00000000			7873+R10181	DS	D	R1 output
00006AE0	00000000 00000000			7874+	DS	FD	gap
				7875+*			
00006AE8				7876+X181	DS	0F	
00006AE8	E310 8E88 0004		00001088	7877+	LG	R1,R1FUDGE	
00006AEE	B982 0033			7878+	XGR	3,3	
00006AF2	5830 5010		00000010	7879+	L	3,X2ADDR	load x2 source address
00006AF6	E333 0000 0004		00000000	7880+	LG	3,0(3)	load source
00006AFC	B982 0044			7881+	XGR	4,4	
00006B00	5840 5014		00000014	7882+	L	4,B2ADDR	load b2 source address
00006B04	E344 0000 0004		00000000	7883+	LG	4,0(4)	load source
00006B0A				7886+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00006B0A	E3			7887+	DC	XL1'E3'	LLXA../LLXA.
00006B0B	13			7888+	DC	HL1'19'	r1, x2
00006B0C	4000			7889+	DC	HL2'16384'	b2, dxl2
00006B0E	FF			7890+	DC	HL1'-1'	dxh2
00006B0F	68			7891+	DC	XL1'68'	LLXA../LLXA.. opcode
00006B10	E310 5028 0024		00006AD8	7892+	STG	R1,R10181	save R1 output

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006B16	07FB			7893+	BR	R11	return
00006B18				7894+RE181	DC	0F	xl8 expected result
00006B18				7895+	DROP	R5	
00006B18	AAAAAAAA AAA9BAAA			7896	DC	XL8'AAAA AAAA AAA9 BAAA'	result
00006B20	AAAA0000 00000100			7897	DC	XL8'AAAA 0000 0000 0100'	X2
00006B28	AAAAAAAA AAAAAAAAAA			7898	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7899			
				7900 *			
				7901 * B2 defined; X2 defined - negative			
				7902 *			
				7903	RXY_C	LXAQ,3,4,0,+	
00006B30				7904+	DS	0FD	
00006B30		00006B30		7905+	USING	*,R5	base for test data and test routine
00006B30	00006B68			7906+T182	DC	A(X182)	address of test routine
00006B34	00B6			7907+	DC	H'182'	test number
00006B36	00			7908+	DC	X'00'	
00006B37	D3E7C1D8 40404040			7909+	DC	CL8'LXAQ'	instruction name
00006B40	00006BA0			7910+	DC	A(RE182+8)	address of R2 source
00006B44	00006BA8			7911+	DC	A(RE182+16)	address of R3 source
00006B48	00000008			7912+	DC	A(8)	result length
00006B4C	00006B98			7913+REA182	DC	A(RE182)	result address
00006B50	00000000 00000000			7914+	DS	FD	gap
00006B58	00000000 00000000			7915+R10182	DS	D	R1 output
00006B60	00000000 00000000			7916+	DS	FD	gap
				7917+*			
00006B68				7918+X182	DS	0F	
00006B68	E310 8E88 0004		00001088	7919+	LG	R1,R1FUDGE	
00006B6E	B982 0033			7920+	XGR	3,3	
00006B72	5830 5010		00000010	7921+	L	3,X2ADDR	load x2 source address
00006B76	E333 0000 0004		00000000	7922+	LG	3,0(3)	load source
00006B7C	B982 0044			7923+	XGR	4,4	
00006B80	5840 5014		00000014	7924+	L	4,B2ADDR	load b2 source address
00006B84	E344 0000 0004		00000000	7925+	LG	4,0(4)	load source
00006B8A				7928+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00006B8A	E3			7929+	DC	XL1'E3'	LLXA../LLXA.
00006B8B	13			7930+	DC	HL1'19'	r1, x2
00006B8C	4000			7931+	DC	HL2'16384'	b2, dxl2
00006B8E	00			7932+	DC	HL1'0'	dxh2
00006B8F	68			7933+	DC	XL1'68'	LLXA../LLXA.. opcode
00006B90	E310 5028 0024		00006B58	7934+	STG	R1,R10182	save R1 output
00006B96	07FB			7935+	BR	R11	return
00006B98				7936+RE182	DC	0F	xl8 expected result
00006B98				7937+	DROP	R5	
00006B98	AAAAAAAA AAAA9AAA			7938	DC	XL8'AAAA AAAA AAAA 9AAA'	result
00006BA0	AAAA0000 FFFFFFF00			7939	DC	XL8'AAAA 0000 FFFF FF00'	X2
00006BA8	AAAAAAAA AAAAAAAAAA			7940	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7941			
				7942	RXY_C	LXAQ,3,4,1,+	
00006BB0				7943+	DS	0FD	
00006BB0		00006BB0		7944+	USING	*,R5	base for test data and test routine
00006BB0	00006BE8			7945+T183	DC	A(X183)	address of test routine
00006BB4	00B7			7946+	DC	H'183'	test number
00006BB6	00			7947+	DC	X'00'	
00006BB7	D3E7C1D8 40404040			7948+	DC	CL8'LXAQ'	instruction name
00006BC0	00006C20			7949+	DC	A(RE183+8)	address of R2 source
00006BC4	00006C28			7950+	DC	A(RE183+16)	address of R3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006BC8	00000008			7951+	DC	A(8)	result length
00006BCC	00006C18			7952+REA183	DC	A(RE183)	result address
00006BD0	00000000 00000000			7953+	DS	FD	gap
00006BD8	00000000 00000000			7954+R10183	DS	D	R1 output
00006BE0	00000000 00000000			7955+	DS	FD	gap
				7956+*			
00006BE8				7957+X183	DS	0F	
00006BE8	E310 8E88 0004		00001088	7958+	LG	R1,R1FUDGE	
00006BEE	B982 0033			7959+	XGR	3,3	
00006BF2	5830 5010		00000010	7960+	L	3,X2ADDR	load x2 source address
00006BF6	E333 0000 0004		00000000	7961+	LG	3,0(3)	load source
00006BFC	B982 0044			7962+	XGR	4,4	
00006C00	5840 5014		00000014	7963+	L	4,B2ADDR	load b2 source address
00006C04	E344 0000 0004		00000000	7964+	LG	4,0(4)	load source
00006C0A				7967+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00006C0A	E3			7968+	DC	XL1'E3'	LLXA../LLXA.
00006C0B	13			7969+	DC	HL1'19'	r1, x2
00006C0C	4001			7970+	DC	HL2'16385'	b2, dx12
00006C0E	00			7971+	DC	HL1'0'	dxh2
00006C0F	68			7972+	DC	XL1'68'	LLXA../LLXA.. opcode
00006C10	E310 5028 0024		00006BD8	7973+	STG	R1,R10183	save R1 output
00006C16	07FB			7974+	BR	R11	return
00006C18				7975+RE183	DC	0F	xl8 expected result
00006C18				7976+	DROP	R5	
00006C18	AAAAAAAA AAAA9ABA			7977	DC	XL8'AAAA AAAA AAAA 9ABA'	result
00006C20	AAAA0000 FFFFFFF00			7978	DC	XL8'AAAA 0000 FFFF FF00'	X2
00006C28	AAAAAAAA AAAAAAAAAA			7979	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				7980			
				7981	RXY_C	LXAQ,3,4,4096,+	
00006C30				7982+	DS	0FD	
00006C30		00006C30		7983+	USING	*,R5	base for test data and test routine
00006C30	00006C68			7984+T184	DC	A(X184)	address of test routine
00006C34	00B8			7985+	DC	H'184'	test number
00006C36	00			7986+	DC	X'00'	
00006C37	D3E7C1D8 40404040			7987+	DC	CL8'LXAQ'	instruction name
00006C40	00006CA0			7988+	DC	A(RE184+8)	address of R2 source
00006C44	00006CA8			7989+	DC	A(RE184+16)	address of R3 source
00006C48	00000008			7990+	DC	A(8)	result length
00006C4C	00006C98			7991+REA184	DC	A(RE184)	result address
00006C50	00000000 00000000			7992+	DS	FD	gap
00006C58	00000000 00000000			7993+R10184	DS	D	R1 output
00006C60	00000000 00000000			7994+	DS	FD	gap
				7995+*			
00006C68				7996+X184	DS	0F	
00006C68	E310 8E88 0004		00001088	7997+	LG	R1,R1FUDGE	
00006C6E	B982 0033			7998+	XGR	3,3	
00006C72	5830 5010		00000010	7999+	L	3,X2ADDR	load x2 source address
00006C76	E333 0000 0004		00000000	8000+	LG	3,0(3)	load source
00006C7C	B982 0044			8001+	XGR	4,4	
00006C80	5840 5014		00000014	8002+	L	4,B2ADDR	load b2 source address
00006C84	E344 0000 0004		00000000	8003+	LG	4,0(4)	load source
00006C8A				8006+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00006C8A	E3			8007+	DC	XL1'E3'	LLXA../LLXA.
00006C8B	13			8008+	DC	HL1'19'	r1, x2
00006C8C	4000			8009+	DC	HL2'16384'	b2, dx12
00006C8E	01			8010+	DC	HL1'1'	dxh2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006C8F	68			8011+	DC	XL1'68'	LLXA../LLXA.. opcode
00006C90	E310 5028 0024		00006C58	8012+	STG	R1,R10184	save R1 output
00006C96	07FB			8013+	BR	R11	return
00006C98				8014+RE184	DC	0F	xl8 expected result
00006C98				8015+	DROP	R5	
00006C98	AAAAAAAA AAAB9AAA			8016	DC	XL8'AAAA AAAA AAAB 9AAA'	result
00006CA0	AAAA0000 FFFFFFF00			8017	DC	XL8'AAAA 0000 FFFF FF00'	X2
00006CA8	AAAAAAAA AAAAAAAAAA			8018	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8019			
				8020	RXY_C	LXAQ,3,4,1,-	
00006CB0				8021+	DS	0FD	
00006CB0		00006CB0		8022+	USING	*,R5	base for test data and test routine
00006CB0	00006CE8			8023+T185	DC	A(X185)	address of test routine
00006CB4	00B9			8024+	DC	H'185'	test number
00006CB6	00			8025+	DC	X'00'	
00006CB7	D3E7C1D8 40404040			8026+	DC	CL8'LXAQ'	instruction name
00006CC0	00006D20			8027+	DC	A(RE185+8)	address of R2 source
00006CC4	00006D28			8028+	DC	A(RE185+16)	address of R3 source
00006CC8	00000008			8029+	DC	A(8)	result length
00006CCC	00006D18			8030+REA185	DC	A(RE185)	result address
00006CD0	00000000 00000000			8031+	DS	FD	gap
00006CD8	00000000 00000000			8032+R10185	DS	D	R1 output
00006CE0	00000000 00000000			8033+	DS	FD	gap
				8034+*			
00006CE8				8035+X185	DS	0F	
00006CE8	E310 8E88 0004		00001088	8036+	LG	R1,R1FUDGE	
00006CEE	B982 0033			8037+	XGR	3,3	
00006CF2	5830 5010		00000010	8038+	L	3,X2ADDR	load x2 source address
00006CF6	E333 0000 0004		00000000	8039+	LG	3,0(3)	load source
00006CFC	B982 0044			8040+	XGR	4,4	
00006D00	5840 5014		00000014	8041+	L	4,B2ADDR	load b2 source address
00006D04	E344 0000 0004		00000000	8042+	LG	4,0(4)	load source
00006D0A				8045+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00006D0A	E3			8046+	DC	XL1'E3'	LLXA../LLXA.
00006D0B	13			8047+	DC	HL1'19'	r1, x2
00006D0C	4FFF			8048+	DC	HL2'-4294946817'	b2, dxl2
00006D0E	FF			8049+	DC	HL1'255'	dxh2
00006D0F	68			8050+	DC	XL1'68'	LLXA../LLXA.. opcode
00006D10	E310 5028 0024		00006CD8	8051+	STG	R1,R10185	save R1 output
00006D16	07FB			8052+	BR	R11	return
00006D18				8053+RE185	DC	0F	xl8 expected result
00006D18				8054+	DROP	R5	
00006D18	AAAAAAAA AAAA9A9A			8055	DC	XL8'AAAA AAAA AAAA 9A9A'	result
00006D20	AAAA0000 FFFFFFF00			8056	DC	XL8'AAAA 0000 FFFF FF00'	X2
00006D28	AAAAAAAA AAAAAAAAAA			8057	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8058			
				8059	RXY_C	LXAQ,3,4,4096,-	
00006D30				8060+	DS	0FD	
00006D30		00006D30		8061+	USING	*,R5	base for test data and test routine
00006D30	00006D68			8062+T186	DC	A(X186)	address of test routine
00006D34	00BA			8063+	DC	H'186'	test number
00006D36	00			8064+	DC	X'00'	
00006D37	D3E7C1D8 40404040			8065+	DC	CL8'LXAQ'	instruction name
00006D40	00006DA0			8066+	DC	A(RE186+8)	address of R2 source
00006D44	00006DA8			8067+	DC	A(RE186+16)	address of R3 source
00006D48	00000008			8068+	DC	A(8)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006D4C	00006D98			8069+REA186	DC	A(RE186)	result address
00006D50	00000000 00000000			8070+	DS	FD	gap
00006D58	00000000 00000000			8071+R10186	DS	D	R1 output
00006D60	00000000 00000000			8072+	DS	FD	gap
				8073+*			
00006D68				8074+X186	DS	0F	
00006D68	E310 8E88 0004		00001088	8075+	LG	R1,R1FUDGE	
00006D6E	B982 0033			8076+	XGR	3,3	
00006D72	5830 5010		00000010	8077+	L	3,X2ADDR	load x2 source address
00006D76	E333 0000 0004		00000000	8078+	LG	3,0(3)	load source
00006D7C	B982 0044			8079+	XGR	4,4	
00006D80	5840 5014		00000014	8080+	L	4,B2ADDR	load b2 source address
00006D84	E344 0000 0004		00000000	8081+	LG	4,0(4)	load source
00006D8A				8084+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00006D8A	E3			8085+	DC	XL1'E3'	LLXA../LLXA.
00006D8B	13			8086+	DC	HL1'19'	r1, x2
00006D8C	4000			8087+	DC	HL2'16384'	b2, dx12
00006D8E	FF			8088+	DC	HL1'-1'	dxh2
00006D8F	68			8089+	DC	XL1'68'	LLXA../LLXA.. opcode
00006D90	E310 5028 0024		00006D58	8090+	STG	R1,R10186	save R1 output
00006D96	07FB			8091+	BR	R11	return
00006D98				8092+RE186	DC	0F	xl8 expected result
00006D98				8093+	DROP	R5	
00006D98	AAAAAAAA AAA99AAA			8094	DC	XL8'AAAA AAAA AAA9 9AAA'	result
00006DA0	AAAA0000 FFFFFFF00			8095	DC	XL8'AAAA 0000 FFFF FF00'	X2
00006DA8	AAAAAAAA AAAAAAAAAA			8096	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8097			
				8098 *			
				8099 *		LLXAQ - load logical indexed address (shift left 4)	
				8100 *			
				8101 *			
				8102	RXY_C	LLXAQ,0,0,1,+	
00006DB0				8103+	DS	0FD	
00006DB0		00006DB0		8104+	USING	*,R5	base for test data and test routine
00006DB0	00006DE8			8105+T187	DC	A(X187)	address of test routine
00006DB4	00BB			8106+	DC	H'187'	test number
00006DB6	00			8107+	DC	X'00'	
00006DB7	D3D3E7C1 D8404040			8108+	DC	CL8'LLXAQ'	instruction name
00006DC0	00006E20			8109+	DC	A(RE187+8)	address of R2 source
00006DC4	00006E28			8110+	DC	A(RE187+16)	address of R3 source
00006DC8	00000008			8111+	DC	A(8)	result length
00006DCC	00006E18			8112+REA187	DC	A(RE187)	result address
00006DD0	00000000 00000000			8113+	DS	FD	gap
00006DD8	00000000 00000000			8114+R10187	DS	D	R1 output
00006DE0	00000000 00000000			8115+	DS	FD	gap
				8116+*			
00006DE8				8117+X187	DS	0F	
00006DE8	E310 8E88 0004		00001088	8118+	LG	R1,R1FUDGE	
00006DEE	B982 0000			8119+	XGR	0,0	
00006DF2	5800 5010		00000010	8120+	L	0,X2ADDR	load x2 source address
00006DF6	E300 0000 0004		00000000	8121+	LG	0,0(0)	load source
00006DFC	B982 0000			8122+	XGR	0,0	
00006E00	5800 5014		00000014	8123+	L	0,B2ADDR	load b2 source address
00006E04	E300 0000 0004		00000000	8124+	LG	0,0(0)	load source
00006E0A				8127+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00006E0A	E3			8128+	DC	XL1'E3'	LLXA../LLXA.

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006E0B	10			8129+	DC	HL1'16'	r1, x2
00006E0C	0001			8130+	DC	HL2'1'	b2, dxl2
00006E0E	00			8131+	DC	HL1'0'	dxh2
00006E0F	69			8132+	DC	XL1'69'	LLXA../LLXA.. opcode
00006E10	E310 5028 0024		00006DD8	8133+	STG	R1,R10187	save R1 output
00006E16	07FB			8134+	BR	R11	return
00006E18				8135+RE187	DC	0F	xl8 expected result
00006E18				8136+	DROP	R5	
00006E18	00000000 00000010			8137	DC	XL8'0000 0000 0000 0010'	result
00006E20	AAAAAAAA AAAAAAAAAA			8138	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00006E28	AAAAAAAA AAAAAAAAAA			8139	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8140			
00006E30				8141	RXY_C	LLXAQ,0,0,4096,+	
00006E30		00006E30		8142+	DS	0FD	
00006E30	00006E68			8143+	USING	*,R5	base for test data and test routine
00006E34	00BC			8144+T188	DC	A(X188)	address of test routine
00006E36	00			8145+	DC	H'188'	test number
00006E37	D3D3E7C1 D8404040			8146+	DC	X'00'	
00006E40	00006EA0			8147+	DC	CL8'LLXAQ'	instruction name
00006E44	00006EA8			8148+	DC	A(RE188+8)	address of R2 source
00006E48	00000008			8149+	DC	A(RE188+16)	address of R3 source
00006E4C	00006E98			8150+	DC	A(8)	result length
00006E50	00000000 00000000			8151+REA188	DC	A(RE188)	result address
00006E58	00000000 00000000			8152+	DS	FD	gap
00006E58	00000000 00000000			8153+R10188	DS	D	R1 output
00006E60	00000000 00000000			8154+	DS	FD	gap
				8155+*			
00006E68				8156+X188	DS	0F	
00006E68	E310 8E88 0004		00001088	8157+	LG	R1,R1FUDGE	
00006E6E	B982 0000			8158+	XGR	0,0	
00006E72	5800 5010		00000010	8159+	L	0,X2ADDR	load x2 source address
00006E76	E300 0000 0004		00000000	8160+	LG	0,0(0)	load source
00006E7C	B982 0000			8161+	XGR	0,0	
00006E80	5800 5014		00000014	8162+	L	0,B2ADDR	load b2 source address
00006E84	E300 0000 0004		00000000	8163+	LG	0,0(0)	load source
00006E8A				8166+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
00006E8A	E3			8167+	DC	XL1'E3'	LLXA../LLXA.
00006E8B	10			8168+	DC	HL1'16'	r1, x2
00006E8C	0000			8169+	DC	HL2'0'	b2, dxl2
00006E8E	01			8170+	DC	HL1'1'	dxh2
00006E8F	69			8171+	DC	XL1'69'	LLXA../LLXA.. opcode
00006E90	E310 5028 0024		00006E58	8172+	STG	R1,R10188	save R1 output
00006E96	07FB			8173+	BR	R11	return
00006E98				8174+RE188	DC	0F	xl8 expected result
00006E98				8175+	DROP	R5	
00006E98	00000000 00010000			8176	DC	XL8'0000 0000 0001 0000'	result
00006EA0	AAAAAAAA AAAAAAAAAA			8177	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00006EA8	AAAAAAAA AAAAAAAAAA			8178	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8179			
				8180	RXY_C	LLXAQ,0,0,1,-	
00006EB0				8181+	DS	0FD	
00006EB0		00006EB0		8182+	USING	*,R5	base for test data and test routine
00006EB0	00006EE8			8183+T189	DC	A(X189)	address of test routine
00006EB4	00BD			8184+	DC	H'189'	test number
00006EB6	00			8185+	DC	X'00'	
00006EB7	D3D3E7C1 D8404040			8186+	DC	CL8'LLXAQ'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00006EC0	00006F20			8187+	DC	A(RE189+8) address of R2 source
00006EC4	00006F28			8188+	DC	A(RE189+16) address of R3 source
00006EC8	00000008			8189+	DC	A(8) result length
00006ECC	00006F18			8190+REA189	DC	A(RE189) result address
00006ED0	00000000 00000000			8191+	DS	FD gap
00006ED8	00000000 00000000			8192+R10189	DS	D R1 output
00006EE0	00000000 00000000			8193+	DS	FD gap
				8194+*		
00006EE8				8195+X189	DS	0F
00006EE8	E310 8E88 0004		00001088	8196+	LG	R1,R1FUDGE
00006EEE	B982 0000			8197+	XGR	0,0
00006EF2	5800 5010		00000010	8198+	L	0,X2ADDR load x2 source address
00006EF6	E300 0000 0004		00000000	8199+	LG	0,0(0) load source
00006EFC	B982 0000			8200+	XGR	0,0
00006F00	5800 5014		00000014	8201+	L	0,B2ADDR load b2 source address
00006F04	E300 0000 0004		00000000	8202+	LG	0,0(0) load source
00006F0A				8205+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
00006F0A	E3			8206+	DC	XL1'E3' LLXA../LLXA.
00006F0B	10			8207+	DC	HL1'16' r1, x2
00006F0C	0FFF			8208+	DC	HL2'-4294963201' b2, dx12
00006F0E	FF			8209+	DC	HL1'255' dxh2
00006F0F	69			8210+	DC	XL1'69' LLXA../LLXA.. opcode
00006F10	E310 5028 0024		00006ED8	8211+	STG	R1,R10189 save R1 output
00006F16	07FB			8212+	BR	R11 return
00006F18				8213+RE189	DC	0F xl8 expected result
00006F18				8214+	DROP	R5
00006F18	0000000F FFFFFFFF0			8215	DC	XL8'0000 000F FFFF FFF0' result
00006F20	AAAAAAAA AAAAAAAAAA			8216	DC	XL8'AAAA AAAA AAAA AAAA' X2
00006F28	AAAAAAAA AAAAAAAAAA			8217	DC	XL8'AAAA AAAA AAAA AAAA' b2
				8218		
00006F30				8219	RXY_C	LLXAQ,0,0,4096,-
00006F30		00006F30		8220+	DS	0FD
00006F30	00006F68			8221+	USING	*,R5 base for test data and test routine
00006F34	00BE			8222+T190	DC	A(X190) address of test routine
00006F36	00			8223+	DC	H'190' test number
00006F37	D3D3E7C1 D8404040			8224+	DC	X'00'
00006F40	00006FA0			8225+	DC	CL8'LLXAQ' instruction name
00006F44	00006FA8			8226+	DC	A(RE190+8) address of R2 source
00006F48	00000008			8227+	DC	A(RE190+16) address of R3 source
00006F4C	00006F98			8228+	DC	A(8) result length
00006F50	00000000 00000000			8229+REA190	DC	A(RE190) result address
00006F58	00000000 00000000			8230+	DS	FD gap
00006F60	00000000 00000000			8231+R10190	DS	D R1 output
				8232+	DS	FD gap
				8233+*		
00006F68				8234+X190	DS	0F
00006F68	E310 8E88 0004		00001088	8235+	LG	R1,R1FUDGE
00006F6E	B982 0000			8236+	XGR	0,0
00006F72	5800 5010		00000010	8237+	L	0,X2ADDR load x2 source address
00006F76	E300 0000 0004		00000000	8238+	LG	0,0(0) load source
00006F7C	B982 0000			8239+	XGR	0,0
00006F80	5800 5014		00000014	8240+	L	0,B2ADDR load b2 source address
00006F84	E300 0000 0004		00000000	8241+	LG	0,0(0) load source
00006F8A				8244+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
00006F8A	E3			8245+	DC	XL1'E3' LLXA../LLXA.
00006F8B	10			8246+	DC	HL1'16' r1, x2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006F8C	0000			8247+	DC	HL2'0'	b2, dxl2
00006F8E	FF			8248+	DC	HL1'-1'	dxh2
00006F8F	69			8249+	DC	XL1'69'	LLXA../LLXA.. opcode
00006F90	E310 5028 0024		00006F58	8250+	STG	R1,R10190	save R1 output
00006F96	07FB			8251+	BR	R11	return
00006F98				8252+RE190	DC	0F	xl8 expected result
00006F98				8253+	DROP	R5	
00006F98	0000000F FFFF0000			8254	DC	XL8'0000 000F FFFF 0000'	result
00006FA0	AAAAAAAA AAAAAAAAAA			8255	DC	XL8'AAAA AAAA AAAA AAAA'	X2
00006FA8	AAAAAAAA AAAAAAAAAA			8256	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8257			
				8258 *			
				8259 * B2 defined; X2 defined - positive			
				8260 *			
00006FB0				8261	RXY_C	LLXAQ,3,4,0,+	
00006FB0		00006FB0		8262+	DS	0FD	
00006FB0	00006FE8			8263+	USING	*,R5	base for test data and test routine
00006FB4	00BF			8264+T191	DC	A(X191)	address of test routine
00006FB6	00			8265+	DC	H'191'	test number
00006FB7	D3D3E7C1 D8404040			8266+	DC	X'00'	
00006FC0	00007020			8267+	DC	CL8'LLXAQ'	instruction name
00006FC4	00007028			8268+	DC	A(RE191+8)	address of R2 source
00006FC8	00000008			8269+	DC	A(RE191+16)	address of R3 source
00006FCC	00007018			8270+	DC	A(8)	result length
00006FD0	00000000 00000000			8271+REA191	DC	A(RE191)	result address
00006FD8	00000000 00000000			8272+	DS	FD	gap
00006FE0	00000000 00000000			8273+R10191	DS	D	R1 output
				8274+	DS	FD	gap
				8275+*			
00006FE8				8276+X191	DS	0F	
00006FE8	E310 8E88 0004		00001088	8277+	LG	R1,R1FUDGE	
00006FEE	B982 0033			8278+	XGR	3,3	
00006FF2	5830 5010		00000010	8279+	L	3,X2ADDR	load x2 source address
00006FF6	E333 0000 0004		00000000	8280+	LG	3,0(3)	load source
00006FFC	B982 0044			8281+	XGR	4,4	
00007000	5840 5014		00000014	8282+	L	4,B2ADDR	load b2 source address
00007004	E344 0000 0004		00000000	8283+	LG	4,0(4)	load source
0000700A				8286+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000700A	E3			8287+	DC	XL1'E3'	LLXA../LLXA.
0000700B	13			8288+	DC	HL1'19'	r1, x2
0000700C	4000			8289+	DC	HL2'16384'	b2, dxl2
0000700E	00			8290+	DC	HL1'0'	dxh2
0000700F	69			8291+	DC	XL1'69'	LLXA../LLXA.. opcode
00007010	E310 5028 0024		00006FD8	8292+	STG	R1,R10191	save R1 output
00007016	07FB			8293+	BR	R11	return
00007018				8294+RE191	DC	0F	xl8 expected result
00007018				8295+	DROP	R5	
00007018	AAAAAAAA AAABAAAA			8296	DC	XL8'AAAA AAAA AAAA BAAA'	result
00007020	AAAA0000 00000100			8297	DC	XL8'AAAA 0000 0000 0100'	X2
00007028	AAAAAAAA AAAAAAAAAA			8298	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8299			
00007030				8300	RXY_C	LLXAQ,3,4,1,+	
00007030		00007030		8301+	DS	0FD	
00007030	00007068			8302+	USING	*,R5	base for test data and test routine
00007034	00C0			8303+T192	DC	A(X192)	address of test routine
				8304+	DC	H'192'	test number

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00007036	00			8305+	DC	X'00'	
00007037	D3D3E7C1 D8404040			8306+	DC	CL8'LLXAQ'	instruction name
00007040	000070A0			8307+	DC	A(RE192+8)	address of R2 source
00007044	000070A8			8308+	DC	A(RE192+16)	address of R3 source
00007048	00000008			8309+	DC	A(8)	result length
0000704C	00007098			8310+REA192	DC	A(RE192)	result address
00007050	00000000 00000000			8311+	DS	FD	gap
00007058	00000000 00000000			8312+R10192	DS	D	R1 output
00007060	00000000 00000000			8313+	DS	FD	gap
				8314+*			
00007068				8315+X192	DS	0F	
00007068	E310 8E88 0004		00001088	8316+	LG	R1,R1FUDGE	
0000706E	B982 0033			8317+	XGR	3,3	
00007072	5830 5010		00000010	8318+	L	3,X2ADDR	load x2 source address
00007076	E333 0000 0004		00000000	8319+	LG	3,0(3)	load source
0000707C	B982 0044			8320+	XGR	4,4	
00007080	5840 5014		00000014	8321+	L	4,B2ADDR	load b2 source address
00007084	E344 0000 0004		00000000	8322+	LG	4,0(4)	load source
0000708A				8325+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000708A	E3			8326+	DC	XL1'E3'	LLXA../LLXA.
0000708B	13			8327+	DC	HL1'19'	r1, x2
0000708C	4001			8328+	DC	HL2'16385'	b2, dx12
0000708E	00			8329+	DC	HL1'0'	dxh2
0000708F	69			8330+	DC	XL1'69'	LLXA../LLXA.. opcode
00007090	E310 5028 0024		00007058	8331+	STG	R1,R10192	save R1 output
00007096	07FB			8332+	BR	R11	return
00007098				8333+RE192	DC	0F	xl8 expected result
00007098				8334+	DROP	R5	
00007098	AAAAAAAA AAAABABA			8335	DC	XL8'AAAA AAAA AAAA BABA'	result
000070A0	AAAA0000 00000100			8336	DC	XL8'AAAA 0000 0000 0100'	X2
000070A8	AAAAAAAA AAAAAAAAAA			8337	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8338			
000070B0				8339	RXY_C	LLXAQ,3,4,4096,+	
000070B0		000070B0		8340+	DS	0FD	
000070B0	000070E8			8341+	USING	*,R5	base for test data and test routine
000070B4	00C1			8342+T193	DC	A(X193)	address of test routine
000070B6	00			8343+	DC	H'193'	test number
000070B6	00			8344+	DC	X'00'	
000070B7	D3D3E7C1 D8404040			8345+	DC	CL8'LLXAQ'	instruction name
000070C0	00007120			8346+	DC	A(RE193+8)	address of R2 source
000070C4	00007128			8347+	DC	A(RE193+16)	address of R3 source
000070C8	00000008			8348+	DC	A(8)	result length
000070CC	00007118			8349+REA193	DC	A(RE193)	result address
000070D0	00000000 00000000			8350+	DS	FD	gap
000070D8	00000000 00000000			8351+R10193	DS	D	R1 output
000070E0	00000000 00000000			8352+	DS	FD	gap
				8353+*			
000070E8				8354+X193	DS	0F	
000070E8	E310 8E88 0004		00001088	8355+	LG	R1,R1FUDGE	
000070EE	B982 0033			8356+	XGR	3,3	
000070F2	5830 5010		00000010	8357+	L	3,X2ADDR	load x2 source address
000070F6	E333 0000 0004		00000000	8358+	LG	3,0(3)	load source
000070FC	B982 0044			8359+	XGR	4,4	
00007100	5840 5014		00000014	8360+	L	4,B2ADDR	load b2 source address
00007104	E344 0000 0004		00000000	8361+	LG	4,0(4)	load source
0000710A				8364+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
0000710A	E3			8365+	DC	XL1'E3' LLXA../LLXA.
0000710B	13			8366+	DC	HL1'19' r1, x2
0000710C	4000			8367+	DC	HL2'16384' b2, dx12
0000710E	01			8368+	DC	HL1'1' dxh2
0000710F	69			8369+	DC	XL1'69' LLXA../LLXA.. opcode
00007110	E310 5028 0024		000070D8	8370+	STG	R1,R10193 save R1 output
00007116	07FB			8371+	BR	R11 return
00007118				8372+RE193	DC	0F xl8 expected result
00007118				8373+	DROP	R5
00007118	AAAAAAAA AAABBAAA			8374	DC	XL8'AAAA AAAA AAAB BAAA' result
00007120	AAAA0000 00000100			8375	DC	XL8'AAAA 0000 0000 0100' X2
00007128	AAAAAAAA AAAAAAAAAA			8376	DC	XL8'AAAA AAAA AAAA AAAA' b2
				8377		
				8378	RXY_C	LLXAQ, 3, 4, 1, -
00007130				8379+	DS	0FD
00007130		00007130		8380+	USING	*, R5 base for test data and test routine
00007130	00007168			8381+T194	DC	A(X194) address of test routine
00007134	00C2			8382+	DC	H'194' test number
00007136	00			8383+	DC	X'00'
00007137	D3D3E7C1 D8404040			8384+	DC	CL8'LLXAQ' instruction name
00007140	000071A0			8385+	DC	A(RE194+8) address of R2 source
00007144	000071A8			8386+	DC	A(RE194+16) address of R3 source
00007148	00000008			8387+	DC	A(8) result length
0000714C	00007198			8388+REA194	DC	A(RE194) result address
00007150	00000000 00000000			8389+	DS	FD gap
00007158	00000000 00000000			8390+R10194	DS	D R1 output
00007160	00000000 00000000			8391+	DS	FD gap
				8392+*		
00007168				8393+X194	DS	0F
00007168	E310 8E88 0004		00001088	8394+	LG	R1,R1FUDGE
0000716E	B982 0033			8395+	XGR	3, 3
00007172	5830 5010		00000010	8396+	L	3, X2ADDR load x2 source address
00007176	E333 0000 0004		00000000	8397+	LG	3, 0(3) load source
0000717C	B982 0044			8398+	XGR	4, 4
00007180	5840 5014		00000014	8399+	L	4, B2ADDR load b2 source address
00007184	E344 0000 0004		00000000	8400+	LG	4, 0(4) load source
0000718A				8403+	DS	0H LLXA../LLXA. r1,&dx2(&x2,&b2)
0000718A	E3			8404+	DC	XL1'E3' LLXA../LLXA.
0000718B	13			8405+	DC	HL1'19' r1, x2
0000718C	4FFF			8406+	DC	HL2'-4294946817' b2, dx12
0000718E	FF			8407+	DC	HL1'255' dxh2
0000718F	69			8408+	DC	XL1'69' LLXA../LLXA.. opcode
00007190	E310 5028 0024		00007158	8409+	STG	R1,R10194 save R1 output
00007196	07FB			8410+	BR	R11 return
00007198				8411+RE194	DC	0F xl8 expected result
00007198				8412+	DROP	R5
00007198	AAAAAAAA AAAABA9A			8413	DC	XL8'AAAA AAAA AAAA BA9A' result
000071A0	AAAA0000 00000100			8414	DC	XL8'AAAA 0000 0000 0100' X2
000071A8	AAAAAAAA AAAAAAAAAA			8415	DC	XL8'AAAA AAAA AAAA AAAA' b2
				8416		
				8417	RXY_C	LLXAQ, 3, 4, 4096, -
000071B0				8418+	DS	0FD
000071B0		000071B0		8419+	USING	*, R5 base for test data and test routine
000071B0	000071E8			8420+T195	DC	A(X195) address of test routine
000071B4	00C3			8421+	DC	H'195' test number
000071B6	00			8422+	DC	X'00'

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000071B7	D3D3E7C1 D8404040			8423+	DC	CL8'LLXAQ'	instruction name
000071C0	00007220			8424+	DC	A(RE195+8)	address of R2 source
000071C4	00007228			8425+	DC	A(RE195+16)	address of R3 source
000071C8	00000008			8426+	DC	A(8)	result length
000071CC	00007218			8427+REA195	DC	A(RE195)	result address
000071D0	00000000 00000000			8428+	DS	FD	gap
000071D8	00000000 00000000			8429+R10195	DS	D	R1 output
000071E0	00000000 00000000			8430+	DS	FD	gap
				8431+*			
000071E8				8432+X195	DS	0F	
000071E8	E310 8E88 0004		00001088	8433+	LG	R1,R1FUDGE	
000071EE	B982 0033			8434+	XGR	3,3	
000071F2	5830 5010		00000010	8435+	L	3,X2ADDR	load x2 source address
000071F6	E333 0000 0004		00000000	8436+	LG	3,0(3)	load source
000071FC	B982 0044			8437+	XGR	4,4	
00007200	5840 5014		00000014	8438+	L	4,B2ADDR	load b2 source address
00007204	E344 0000 0004		00000000	8439+	LG	4,0(4)	load source
0000720A				8442+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000720A	E3			8443+	DC	XL1'E3'	LLXA../LLXA.
0000720B	13			8444+	DC	HL1'19'	r1, x2
0000720C	4000			8445+	DC	HL2'16384'	b2, dxl2
0000720E	FF			8446+	DC	HL1'-1'	dxh2
0000720F	69			8447+	DC	XL1'69'	LLXA../LLXA.. opcode
00007210	E310 5028 0024		000071D8	8448+	STG	R1,R10195	save R1 output
00007216	07FB			8449+	BR	R11	return
00007218				8450+RE195	DC	0F	xl8 expected result
00007218				8451+	DROP	R5	
00007218	AAAAAABA AAA9BAAA			8452	DC	XL8'AAAA AABA AAA9 BAAA'	result
00007220	AAAA0000 00000100			8453	DC	XL8'AAAA 0000 0000 0100'	X2
00007228	AAAAAAAA AAAAAAAAAA			8454	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8455			
				8456 *			
				8457 * B2 defined; X2 defined - negative			
				8458 *			
				8459	RXY_C	LLXAQ,3,4,0,+	
00007230				8460+	DS	0FD	
00007230		00007230		8461+	USING	*,R5	base for test data and test routine
00007230	00007268			8462+T196	DC	A(X196)	address of test routine
00007234	00C4			8463+	DC	H'196'	test number
00007236	00			8464+	DC	X'00'	
00007237	D3D3E7C1 D8404040			8465+	DC	CL8'LLXAQ'	instruction name
00007240	000072A0			8466+	DC	A(RE196+8)	address of R2 source
00007244	000072A8			8467+	DC	A(RE196+16)	address of R3 source
00007248	00000008			8468+	DC	A(8)	result length
0000724C	00007298			8469+REA196	DC	A(RE196)	result address
00007250	00000000 00000000			8470+	DS	FD	gap
00007258	00000000 00000000			8471+R10196	DS	D	R1 output
00007260	00000000 00000000			8472+	DS	FD	gap
				8473+*			
00007268				8474+X196	DS	0F	
00007268	E310 8E88 0004		00001088	8475+	LG	R1,R1FUDGE	
0000726E	B982 0033			8476+	XGR	3,3	
00007272	5830 5010		00000010	8477+	L	3,X2ADDR	load x2 source address
00007276	E333 0000 0004		00000000	8478+	LG	3,0(3)	load source
0000727C	B982 0044			8479+	XGR	4,4	
00007280	5840 5014		00000014	8480+	L	4,B2ADDR	load b2 source address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00007284	E344 0000 0004		00000000	8481+	LG	4,0(4)	load source
0000728A				8484+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000728A	E3			8485+	DC	XL1'E3'	LLXA../LLXA.
0000728B	13			8486+	DC	HL1'19'	r1, x2
0000728C	4000			8487+	DC	HL2'16384'	b2, dx12
0000728E	00			8488+	DC	HL1'0'	dxh2
0000728F	69			8489+	DC	XL1'69'	LLXA../LLXA.. opcode
00007290	E310 5028 0024		00007258	8490+	STG	R1,R10196	save R1 output
00007296	07FB			8491+	BR	R11	return
00007298				8492+RE196	DC	0F	xl8 expected result
00007298				8493+	DROP	R5	
00007298	AAAAAABA AAAA9AAA			8494	DC	XL8'AAAA AABA AAAA 9AAA'	result
000072A0	AAAA0000 FFFFFFF00			8495	DC	XL8'AAAA 0000 FFFF FF00'	X2
000072A8	AAAAAAAA AAAAAAAAA			8496	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8497			
				8498	RXY_C	LLXAQ,3,4,1,+	
000072B0				8499+	DS	0FD	
000072B0		000072B0		8500+	USING	*,R5	base for test data and test routine
000072B0	000072E8			8501+T197	DC	A(X197)	address of test routine
000072B4	00C5			8502+	DC	H'197'	test number
000072B6	00			8503+	DC	X'00'	
000072B7	D3D3E7C1 D8404040			8504+	DC	CL8'LLXAQ'	instruction name
000072C0	00007320			8505+	DC	A(RE197+8)	address of R2 source
000072C4	00007328			8506+	DC	A(RE197+16)	address of R3 source
000072C8	00000008			8507+	DC	A(8)	result length
000072CC	00007318			8508+REA197	DC	A(RE197)	result address
000072D0	00000000 00000000			8509+	DS	FD	gap
000072D8	00000000 00000000			8510+R10197	DS	D	R1 output
000072E0	00000000 00000000			8511+	DS	FD	gap
				8512+*			
000072E8				8513+X197	DS	0F	
000072E8	E310 8E88 0004		00001088	8514+	LG	R1,R1FUDGE	
000072EE	B982 0033			8515+	XGR	3,3	
000072F2	5830 5010		00000010	8516+	L	3,X2ADDR	load x2 source address
000072F6	E333 0000 0004		00000000	8517+	LG	3,0(3)	load source
000072FC	B982 0044			8518+	XGR	4,4	
00007300	5840 5014		00000014	8519+	L	4,B2ADDR	load b2 source address
00007304	E344 0000 0004		00000000	8520+	LG	4,0(4)	load source
0000730A				8523+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000730A	E3			8524+	DC	XL1'E3'	LLXA../LLXA.
0000730B	13			8525+	DC	HL1'19'	r1, x2
0000730C	4001			8526+	DC	HL2'16385'	b2, dx12
0000730E	00			8527+	DC	HL1'0'	dxh2
0000730F	69			8528+	DC	XL1'69'	LLXA../LLXA.. opcode
00007310	E310 5028 0024		000072D8	8529+	STG	R1,R10197	save R1 output
00007316	07FB			8530+	BR	R11	return
00007318				8531+RE197	DC	0F	xl8 expected result
00007318				8532+	DROP	R5	
00007318	AAAAAABA AAAA9ABA			8533	DC	XL8'AAAA AABA AAAA 9ABA'	result
00007320	AAAA0000 FFFFFFF00			8534	DC	XL8'AAAA 0000 FFFF FF00'	X2
00007328	AAAAAAAA AAAAAAAAA			8535	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8536			
				8537	RXY_C	LLXAQ,3,4,4096,+	
00007330				8538+	DS	0FD	
00007330		00007330		8539+	USING	*,R5	base for test data and test routine
00007330	00007368			8540+T198	DC	A(X198)	address of test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00007334	00C6			8541+	DC	H'198'	test number
00007336	00			8542+	DC	X'00'	
00007337	D3D3E7C1 D8404040			8543+	DC	CL8'LLXAQ'	instruction name
00007340	000073A0			8544+	DC	A(RE198+8)	address of R2 source
00007344	000073A8			8545+	DC	A(RE198+16)	address of R3 source
00007348	00000008			8546+	DC	A(8)	result length
0000734C	00007398			8547+REA198	DC	A(RE198)	result address
00007350	00000000 00000000			8548+	DS	FD	gap
00007358	00000000 00000000			8549+R10198	DS	D	R1 output
00007360	00000000 00000000			8550+	DS	FD	gap
				8551+*			
00007368				8552+X198	DS	0F	
00007368	E310 8E88 0004		00001088	8553+	LG	R1,R1FUDGE	
0000736E	B982 0033			8554+	XGR	3,3	
00007372	5830 5010		00000010	8555+	L	3,X2ADDR	load x2 source address
00007376	E333 0000 0004		00000000	8556+	LG	3,0(3)	load source
0000737C	B982 0044			8557+	XGR	4,4	
00007380	5840 5014		00000014	8558+	L	4,B2ADDR	load b2 source address
00007384	E344 0000 0004		00000000	8559+	LG	4,0(4)	load source
0000738A				8562+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000738A	E3			8563+	DC	XL1'E3'	LLXA../LLXA.
0000738B	13			8564+	DC	HL1'19'	r1, x2
0000738C	4000			8565+	DC	HL2'16384'	b2, dxl2
0000738E	01			8566+	DC	HL1'1'	dxh2
0000738F	69			8567+	DC	XL1'69'	LLXA../LLXA.. opcode
00007390	E310 5028 0024		00007358	8568+	STG	R1,R10198	save R1 output
00007396	07FB			8569+	BR	R11	return
00007398				8570+RE198	DC	0F	xl8 expected result
00007398				8571+	DROP	R5	
00007398	AAAAAAAA AAAB9AAA			8572	DC	XL8'AAAA AAAA AAAB 9AAA'	result
000073A0	AAAA0000 FFFFFFF00			8573	DC	XL8'AAAA 0000 FFFF FF00'	X2
000073A8	AAAAAAAA AAAAAAAAAA			8574	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8575			
				8576	RXY_C	LLXAQ,3,4,1,-	
000073B0				8577+	DS	0FD	
000073B0		000073B0		8578+	USING	*,R5	base for test data and test routine
000073B0	000073E8			8579+T199	DC	A(X199)	address of test routine
000073B4	00C7			8580+	DC	H'199'	test number
000073B6	00			8581+	DC	X'00'	
000073B7	D3D3E7C1 D8404040			8582+	DC	CL8'LLXAQ'	instruction name
000073C0	00007420			8583+	DC	A(RE199+8)	address of R2 source
000073C4	00007428			8584+	DC	A(RE199+16)	address of R3 source
000073C8	00000008			8585+	DC	A(8)	result length
000073CC	00007418			8586+REA199	DC	A(RE199)	result address
000073D0	00000000 00000000			8587+	DS	FD	gap
000073D8	00000000 00000000			8588+R10199	DS	D	R1 output
000073E0	00000000 00000000			8589+	DS	FD	gap
				8590+*			
000073E8				8591+X199	DS	0F	
000073E8	E310 8E88 0004		00001088	8592+	LG	R1,R1FUDGE	
000073EE	B982 0033			8593+	XGR	3,3	
000073F2	5830 5010		00000010	8594+	L	3,X2ADDR	load x2 source address
000073F6	E333 0000 0004		00000000	8595+	LG	3,0(3)	load source
000073FC	B982 0044			8596+	XGR	4,4	
00007400	5840 5014		00000014	8597+	L	4,B2ADDR	load b2 source address
00007404	E344 0000 0004		00000000	8598+	LG	4,0(4)	load source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000740A				8601+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000740A	E3			8602+	DC	XL1'E3'	LLXA../LLXA.
0000740B	13			8603+	DC	HL1'19'	r1, x2
0000740C	4FFF			8604+	DC	HL2'-4294946817'	b2, dxl2
0000740E	FF			8605+	DC	HL1'255'	dxh2
0000740F	69			8606+	DC	XL1'69'	LLXA../LLXA.. opcode
00007410	E310 5028 0024		000073D8	8607+	STG	R1,R10199	save R1 output
00007416	07FB			8608+	BR	R11	return
00007418				8609+RE199	DC	0F	xl8 expected result
00007418				8610+	DROP	R5	
00007418	AAAAAABA AAAA9A9A			8611	DC	XL8'AAAA AABA AAAA 9A9A'	result
00007420	AAAA0000 FFFFFFF00			8612	DC	XL8'AAAA 0000 FFFF FF00'	X2
00007428	AAAAAAAA AAAAAAAAA			8613	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8614			
				8615	RXY_C	LLXAQ, 3, 4, 4096, -	
00007430				8616+	DS	0FD	
00007430		00007430		8617+	USING	*, R5	base for test data and test routine
00007430	00007468			8618+T200	DC	A(X200)	address of test routine
00007434	00C8			8619+	DC	H'200'	test number
00007436	00			8620+	DC	X'00'	
00007437	D3D3E7C1 D8404040			8621+	DC	CL8'LLXAQ'	instruction name
00007440	000074A0			8622+	DC	A(RE200+8)	address of R2 source
00007444	000074A8			8623+	DC	A(RE200+16)	address of R3 source
00007448	00000008			8624+	DC	A(8)	result length
0000744C	00007498			8625+REA200	DC	A(RE200)	result address
00007450	00000000 00000000			8626+	DS	FD	gap
00007458	00000000 00000000			8627+R10200	DS	D	R1 output
00007460	00000000 00000000			8628+	DS	FD	gap
				8629+*			
00007468				8630+X200	DS	0F	
00007468	E310 8E88 0004		00001088	8631+	LG	R1,R1FUDGE	
0000746E	B982 0033			8632+	XGR	3, 3	
00007472	5830 5010		00000010	8633+	L	3, X2ADDR	load x2 source address
00007476	E333 0000 0004		00000000	8634+	LG	3, 0(3)	load source
0000747C	B982 0044			8635+	XGR	4, 4	
00007480	5840 5014		00000014	8636+	L	4, B2ADDR	load b2 source address
00007484	E344 0000 0004		00000000	8637+	LG	4, 0(4)	load source
0000748A				8640+	DS	0H	LLXA../LLXA. r1,&dx2(&x2,&b2)
0000748A	E3			8641+	DC	XL1'E3'	LLXA../LLXA.
0000748B	13			8642+	DC	HL1'19'	r1, x2
0000748C	4000			8643+	DC	HL2'16384'	b2, dxl2
0000748E	FF			8644+	DC	HL1'-1'	dxh2
0000748F	69			8645+	DC	XL1'69'	LLXA../LLXA.. opcode
00007490	E310 5028 0024		00007458	8646+	STG	R1,R10200	save R1 output
00007496	07FB			8647+	BR	R11	return
00007498				8648+RE200	DC	0F	xl8 expected result
00007498				8649+	DROP	R5	
00007498	AAAAAABA AAA99AAA			8650	DC	XL8'AAAA AABA AAA9 9AAA'	result
000074A0	AAAA0000 FFFFFFF00			8651	DC	XL8'AAAA 0000 FFFF FF00'	X2
000074A8	AAAAAAAA AAAAAAAAA			8652	DC	XL8'AAAA AAAA AAAA AAAA'	b2
				8653			
				8654			
000074B0	00000000			8655	DC	F'0'	END OF TABLE
000074B4	00000000			8656	DC	F'0'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				8658 *
				8659 * table of pointers to individual load test
				8660 *
000074B8				8661 M4TESTS DS 0F
				8662 PTTABLE
000074B8				8663+TTABLE DS 0F
000074B8	000010B0			8664+ DC A(T1)
000074BC	00001130			8665+ DC A(T2)
000074C0	000011B0			8666+ DC A(T3)
000074C4	00001230			8667+ DC A(T4)
000074C8	000012B0			8668+ DC A(T5)
000074CC	00001330			8669+ DC A(T6)
000074D0	000013B0			8670+ DC A(T7)
000074D4	00001430			8671+ DC A(T8)
000074D8	000014B0			8672+ DC A(T9)
000074DC	00001530			8673+ DC A(T10)
000074E0	000015B0			8674+ DC A(T11)
000074E4	00001630			8675+ DC A(T12)
000074E8	000016B0			8676+ DC A(T13)
000074EC	00001730			8677+ DC A(T14)
000074F0	000017B0			8678+ DC A(T15)
000074F4	00001830			8679+ DC A(T16)
000074F8	000018B0			8680+ DC A(T17)
000074FC	00001930			8681+ DC A(T18)
00007500	000019B0			8682+ DC A(T19)
00007504	00001A30			8683+ DC A(T20)
00007508	00001AB0			8684+ DC A(T21)
0000750C	00001B30			8685+ DC A(T22)
00007510	00001BB0			8686+ DC A(T23)
00007514	00001C30			8687+ DC A(T24)
00007518	00001CB0			8688+ DC A(T25)
0000751C	00001D30			8689+ DC A(T26)
00007520	00001DB0			8690+ DC A(T27)
00007524	00001E30			8691+ DC A(T28)
00007528	00001EB0			8692+ DC A(T29)
0000752C	00001F30			8693+ DC A(T30)
00007530	00001FB0			8694+ DC A(T31)
00007534	00002030			8695+ DC A(T32)
00007538	000020B0			8696+ DC A(T33)
0000753C	00002130			8697+ DC A(T34)
00007540	000021B0			8698+ DC A(T35)
00007544	00002230			8699+ DC A(T36)
00007548	000022B0			8700+ DC A(T37)
0000754C	00002330			8701+ DC A(T38)
00007550	000023B0			8702+ DC A(T39)
00007554	00002430			8703+ DC A(T40)
00007558	000024B0			8704+ DC A(T41)
0000755C	00002530			8705+ DC A(T42)
00007560	000025B0			8706+ DC A(T43)
00007564	00002630			8707+ DC A(T44)
00007568	000026B0			8708+ DC A(T45)
0000756C	00002730			8709+ DC A(T46)
00007570	000027B0			8710+ DC A(T47)
00007574	00002830			8711+ DC A(T48)
00007578	000028B0			8712+ DC A(T49)
0000757C	00002930			8713+ DC A(T50)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00007580	000029B0			8714+	DC	A(T51)
00007584	00002A30			8715+	DC	A(T52)
00007588	00002AB0			8716+	DC	A(T53)
0000758C	00002B30			8717+	DC	A(T54)
00007590	00002BB0			8718+	DC	A(T55)
00007594	00002C30			8719+	DC	A(T56)
00007598	00002CB0			8720+	DC	A(T57)
0000759C	00002D30			8721+	DC	A(T58)
000075A0	00002DB0			8722+	DC	A(T59)
000075A4	00002E30			8723+	DC	A(T60)
000075A8	00002EB0			8724+	DC	A(T61)
000075AC	00002F30			8725+	DC	A(T62)
000075B0	00002FB0			8726+	DC	A(T63)
000075B4	00003030			8727+	DC	A(T64)
000075B8	000030B0			8728+	DC	A(T65)
000075BC	00003130			8729+	DC	A(T66)
000075C0	000031B0			8730+	DC	A(T67)
000075C4	00003230			8731+	DC	A(T68)
000075C8	000032B0			8732+	DC	A(T69)
000075CC	00003330			8733+	DC	A(T70)
000075D0	000033B0			8734+	DC	A(T71)
000075D4	00003430			8735+	DC	A(T72)
000075D8	000034B0			8736+	DC	A(T73)
000075DC	00003530			8737+	DC	A(T74)
000075E0	000035B0			8738+	DC	A(T75)
000075E4	00003630			8739+	DC	A(T76)
000075E8	000036B0			8740+	DC	A(T77)
000075EC	00003730			8741+	DC	A(T78)
000075F0	000037B0			8742+	DC	A(T79)
000075F4	00003830			8743+	DC	A(T80)
000075F8	000038B0			8744+	DC	A(T81)
000075FC	00003930			8745+	DC	A(T82)
00007600	000039B0			8746+	DC	A(T83)
00007604	00003A30			8747+	DC	A(T84)
00007608	00003AB0			8748+	DC	A(T85)
0000760C	00003B30			8749+	DC	A(T86)
00007610	00003BB0			8750+	DC	A(T87)
00007614	00003C30			8751+	DC	A(T88)
00007618	00003CB0			8752+	DC	A(T89)
0000761C	00003D30			8753+	DC	A(T90)
00007620	00003DB0			8754+	DC	A(T91)
00007624	00003E30			8755+	DC	A(T92)
00007628	00003EB0			8756+	DC	A(T93)
0000762C	00003F30			8757+	DC	A(T94)
00007630	00003FB0			8758+	DC	A(T95)
00007634	00004030			8759+	DC	A(T96)
00007638	000040B0			8760+	DC	A(T97)
0000763C	00004130			8761+	DC	A(T98)
00007640	000041B0			8762+	DC	A(T99)
00007644	00004230			8763+	DC	A(T100)
00007648	000042B0			8764+	DC	A(T101)
0000764C	00004330			8765+	DC	A(T102)
00007650	000043B0			8766+	DC	A(T103)
00007654	00004430			8767+	DC	A(T104)
00007658	000044B0			8768+	DC	A(T105)
0000765C	00004530			8769+	DC	A(T106)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00007660	000045B0			8770+	DC	A(T107)
00007664	00004630			8771+	DC	A(T108)
00007668	000046B0			8772+	DC	A(T109)
0000766C	00004730			8773+	DC	A(T110)
00007670	000047B0			8774+	DC	A(T111)
00007674	00004830			8775+	DC	A(T112)
00007678	000048B0			8776+	DC	A(T113)
0000767C	00004930			8777+	DC	A(T114)
00007680	000049B0			8778+	DC	A(T115)
00007684	00004A30			8779+	DC	A(T116)
00007688	00004AB0			8780+	DC	A(T117)
0000768C	00004B30			8781+	DC	A(T118)
00007690	00004BB0			8782+	DC	A(T119)
00007694	00004C30			8783+	DC	A(T120)
00007698	00004CB0			8784+	DC	A(T121)
0000769C	00004D30			8785+	DC	A(T122)
000076A0	00004DB0			8786+	DC	A(T123)
000076A4	00004E30			8787+	DC	A(T124)
000076A8	00004EB0			8788+	DC	A(T125)
000076AC	00004F30			8789+	DC	A(T126)
000076B0	00004FB0			8790+	DC	A(T127)
000076B4	00005030			8791+	DC	A(T128)
000076B8	000050B0			8792+	DC	A(T129)
000076BC	00005130			8793+	DC	A(T130)
000076C0	000051B0			8794+	DC	A(T131)
000076C4	00005230			8795+	DC	A(T132)
000076C8	000052B0			8796+	DC	A(T133)
000076CC	00005330			8797+	DC	A(T134)
000076D0	000053B0			8798+	DC	A(T135)
000076D4	00005430			8799+	DC	A(T136)
000076D8	000054B0			8800+	DC	A(T137)
000076DC	00005530			8801+	DC	A(T138)
000076E0	000055B0			8802+	DC	A(T139)
000076E4	00005630			8803+	DC	A(T140)
000076E8	000056B0			8804+	DC	A(T141)
000076EC	00005730			8805+	DC	A(T142)
000076F0	000057B0			8806+	DC	A(T143)
000076F4	00005830			8807+	DC	A(T144)
000076F8	000058B0			8808+	DC	A(T145)
000076FC	00005930			8809+	DC	A(T146)
00007700	000059B0			8810+	DC	A(T147)
00007704	00005A30			8811+	DC	A(T148)
00007708	00005AB0			8812+	DC	A(T149)
0000770C	00005B30			8813+	DC	A(T150)
00007710	00005BB0			8814+	DC	A(T151)
00007714	00005C30			8815+	DC	A(T152)
00007718	00005CB0			8816+	DC	A(T153)
0000771C	00005D30			8817+	DC	A(T154)
00007720	00005DB0			8818+	DC	A(T155)
00007724	00005E30			8819+	DC	A(T156)
00007728	00005EB0			8820+	DC	A(T157)
0000772C	00005F30			8821+	DC	A(T158)
00007730	00005FB0			8822+	DC	A(T159)
00007734	00006030			8823+	DC	A(T160)
00007738	000060B0			8824+	DC	A(T161)
0000773C	00006130			8825+	DC	A(T162)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				8871	*****		
				8872	*	Register equates	
				8873	*****		
		00000000	00000001	8875	R0	EQU	0
		00000001	00000001	8876	R1	EQU	1
		00000002	00000001	8877	R2	EQU	2
		00000003	00000001	8878	R3	EQU	3
		00000004	00000001	8879	R4	EQU	4
		00000005	00000001	8880	R5	EQU	5
		00000006	00000001	8881	R6	EQU	6
		00000007	00000001	8882	R7	EQU	7
		00000008	00000001	8883	R8	EQU	8
		00000009	00000001	8884	R9	EQU	9
		0000000A	00000001	8885	R10	EQU	10
		0000000B	00000001	8886	R11	EQU	11
		0000000C	00000001	8887	R12	EQU	12
		0000000D	00000001	8888	R13	EQU	13
		0000000E	00000001	8889	R14	EQU	14
		0000000F	00000001	8890	R15	EQU	15
				8892	*****		
				8893	*	Register equates	
				8894	*****		
		00000000	00000001	8896	V0	EQU	0
		00000001	00000001	8897	V1	EQU	1
		00000002	00000001	8898	V2	EQU	2
		00000003	00000001	8899	V3	EQU	3
		00000004	00000001	8900	V4	EQU	4
		00000005	00000001	8901	V5	EQU	5
		00000006	00000001	8902	V6	EQU	6
		00000007	00000001	8903	V7	EQU	7
		00000008	00000001	8904	V8	EQU	8
		00000009	00000001	8905	V9	EQU	9
		0000000A	00000001	8906	V10	EQU	10
		0000000B	00000001	8907	V11	EQU	11
		0000000C	00000001	8908	V12	EQU	12
		0000000D	00000001	8909	V13	EQU	13
		0000000E	00000001	8910	V14	EQU	14
		0000000F	00000001	8911	V15	EQU	15
		00000010	00000001	8912	V16	EQU	16
		00000011	00000001	8913	V17	EQU	17
		00000012	00000001	8914	V18	EQU	18
		00000013	00000001	8915	V19	EQU	19
		00000014	00000001	8916	V20	EQU	20
		00000015	00000001	8917	V21	EQU	21

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES													
B2ADDR	A	00000014	4	604	748	787	826	865	907	946	985	1024	1063	1105	1144	1183	1222	
					1261	1302	1341	1380	1419	1458	1500	1539	1578	1617	1656	1698	1737	
					1776	1815	1854	1897	1936	1975	2014	2056	2095	2134	2173	2212	2254	
					2293	2332	2371	2410	2451	2490	2529	2568	2607	2649	2688	2727	2766	
					2805	2847	2886	2925	2964	3003	3046	3085	3124	3163	3205	3244	3283	
					3322	3361	3403	3442	3481	3520	3559	3600	3639	3678	3717	3756	3798	
					3837	3876	3915	3954	3996	4035	4074	4113	4152	4195	4234	4273	4312	
					4354	4393	4432	4471	4510	4552	4591	4630	4669	4708	4749	4788	4827	
					4866	4905	4947	4986	5025	5064	5103	5145	5184	5223	5262	5301	5344	
					5383	5422	5461	5502	5541	5580	5619	5658	5700	5739	5778	5817	5856	
					5899	5938	5977	6016	6058	6097	6136	6175	6214	6256	6295	6334	6373	
					6412	6455	6494	6533	6572	6614	6653	6692	6731	6770	6812	6851	6890	
					6929	6968	7011	7050	7089	7128	7170	7209	7248	7287	7326	7368	7407	
					7446	7485	7524	7567	7606	7645	7684	7726	7765	7804	7843	7882	7924	
					7963	8002	8041	8080	8123	8162	8201	8240	8282	8321	8360	8399	8438	
					8480	8519	8558	8597	8636									
BEGIN	I	00000200	2	345	311	341	342	343										
CTLR0	F	00000484	4	535	355	356	357	358										
DECNUM	C	00001067	16	583	455	457												
EDIT	X	0000103B	18	578	456													
ENDTEST	U	0000032E	1	441	402													
EOJ	I	00000468	4	525	390	444												
EOJPSW	D	00000458	8	523	525													
FAILCONT	U	0000031E	1	431														
FAILED	F	00001000	4	563	433	442												
FAILMSG	U	0000031A	1	425	415													
FAILPSW	D	00000470	8	527	529													
FAILTEST	I	00000480	4	529	445													
FB0001	F	00000290	8	374	378	379	381											
IMAGE	1	00000000	30696	0														
K	U	00000400	1	547	548	549	550											
K64	U	00010000	1	549														
M4TEST	4	00000000	56	597	404													
M4TESTS	F	000074B8	4	8661	397													
MB	U	00100000	1	550														
MIE4TST	J	00000000	30696	304	307	309	313	317	562	305								
MSG	I	000003A0	4	485	389	468												
MSGCMD	C	000003EE	9	515	498	499												
MSGMSG	C	000003F7	95	516	492	513	490											
MSGMVC	I	000003E8	6	513	496													
MSGOK	I	000003B6	2	494	491													
MSGRET	I	000003D6	4	509	502	505												
MSGSAVE	F	000003DC	4	512	488	509												
NEXTM4	U	000002E4	1	399	418	436												
OPNAME	C	00000007	8	602	460													
PAGE	U	00001000	1	548														
PRT3	C	00001051	18	581	456	457	458											
PRTLNE	C	00001008	16	569	573	467												
PRTLNG	U	00000033	1	573	466													
PRTNAME	C	00001033	8	572	460													
PRTNUM	C	00001018	3	570	458													
R0	U	00000000	1	8875	305	355	358	378	380	381	382	387	406	407	432	433	465	
R1	U	00000001	1	8876	466	469	485	488	490	492	494	509						
					821	836	860	875	902	917	941	956	980	995	1019	1034	1058	
					1073	1100	1115	1139	1154	1178	1193	1217	1232	1256	1271	1297	1312	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES												
					1336	1351	1375	1390	1414	1429	1453	1468	1495	1510	1534	1549	1573
					1588	1612	1627	1651	1666	1693	1708	1732	1747	1771	1786	1810	1825
					1849	1864	1892	1907	1931	1946	1970	1985	2009	2024	2051	2066	2090
					2105	2129	2144	2168	2183	2207	2222	2249	2264	2288	2303	2327	2342
					2366	2381	2405	2420	2446	2461	2485	2500	2524	2539	2563	2578	2602
					2617	2644	2659	2683	2698	2722	2737	2761	2776	2800	2815	2842	2857
					2881	2896	2920	2935	2959	2974	2998	3013	3041	3056	3080	3095	3119
					3134	3158	3173	3200	3215	3239	3254	3278	3293	3317	3332	3356	3371
					3398	3413	3437	3452	3476	3491	3515	3530	3554	3569	3595	3610	3634
					3649	3673	3688	3712	3727	3751	3766	3793	3808	3832	3847	3871	3886
					3910	3925	3949	3964	3991	4006	4030	4045	4069	4084	4108	4123	4147
					4162	4190	4205	4229	4244	4268	4283	4307	4322	4349	4364	4388	4403
					4427	4442	4466	4481	4505	4520	4547	4562	4586	4601	4625	4640	4664
					4679	4703	4718	4744	4759	4783	4798	4822	4837	4861	4876	4900	4915
					4942	4957	4981	4996	5020	5035	5059	5074	5098	5113	5140	5155	5179
					5194	5218	5233	5257	5272	5296	5311	5339	5354	5378	5393	5417	5432
					5456	5471	5497	5512	5536	5551	5575	5590	5614	5629	5653	5668	5695
					5710	5734	5749	5773	5788	5812	5827	5851	5866	5894	5909	5933	5948
					5972	5987	6011	6026	6053	6068	6092	6107	6131	6146	6170	6185	6209
					6224	6251	6266	6290	6305	6329	6344	6368	6383	6407	6422	6450	6465
					6489	6504	6528	6543	6567	6582	6609	6624	6648	6663	6687	6702	6726
					6741	6765	6780	6807	6822	6846	6861	6885	6900	6924	6939	6963	6978
					7006	7021	7045	7060	7084	7099	7123	7138	7165	7180	7204	7219	7243
					7258	7282	7297	7321	7336	7363	7378	7402	7417	7441	7456	7480	7495
					7519	7534	7562	7577	7601	7616	7640	7655	7679	7694	7721	7736	7760
					7775	7799	7814	7838	7853	7877	7892	7919	7934	7958	7973	7997	8012
					8036	8051	8075	8090	8118	8133	8157	8172	8196	8211	8235	8250	8277
					8292	8316	8331	8355	8370	8394	8409	8433	8448	8475	8490	8514	8529
					8553	8568	8592	8607	8631	8646							
R10	U	0000000A	1	8885	343	352	353										
R11	U	0000000B	1	8886	410	411	759	798	837	876	918	957	996	1035	1074	1116	1155
					1194	1233	1272	1313	1352	1391	1430	1469	1511	1550	1589	1628	1667
					1709	1748	1787	1826	1865	1908	1947	1986	2025	2067	2106	2145	2184
					2223	2265	2304	2343	2382	2421	2462	2501	2540	2579	2618	2660	2699
					2738	2777	2816	2858	2897	2936	2975	3014	3057	3096	3135	3174	3216
					3255	3294	3333	3372	3414	3453	3492	3531	3570	3611	3650	3689	3728
					3767	3809	3848	3887	3926	3965	4007	4046	4085	4124	4163	4206	4245
					4284	4323	4365	4404	4443	4482	4521	4563	4602	4641	4680	4719	4760
					4799	4838	4877	4916	4958	4997	5036	5075	5114	5156	5195	5234	5273
					5312	5355	5394	5433	5472	5513	5552	5591	5630	5669	5711	5750	5789
					5828	5867	5910	5949	5988	6027	6069	6108	6147	6186	6225	6267	6306
					6345	6384	6423	6466	6505	6544	6583	6625	6664	6703	6742	6781	6823
					6862	6901	6940	6979	7022	7061	7100	7139	7181	7220	7259	7298	7337
					7379	7418	7457	7496	7535	7578	7617	7656	7695	7737	7776	7815	7854
					7893	7935	7974	8013	8052	8091	8134	8173	8212	8251	8293	8332	8371
					8410	8449	8491	8530	8569	8608	8647						
R12	U	0000000C	1	8887	397	400	417	435									
R13	U	0000000D	1	8888													
R14	U	0000000E	1	8889													
R15	U	0000000F	1	8890	426	451	472	473									
R1FUDGE	C	00001088	16	590	409	743	782	821	860	902	941	980	1019	1058	1100	1139	1178
					1217	1256	1297	1336	1375	1414	1453	1495	1534	1573	1612	1651	1693
					1732	1771	1810	1849	1892	1931	1970	2009	2051	2090	2129	2168	2207
					2249	2288	2327	2366	2405	2446	2485	2524	2563	2602	2644	2683	2722
					2761	2800	2842	2881	2920	2959	2998	3041	3080	3119	3158	3200	3239
					3278	3317	3356	3398	3437	3476	3515	3554	3595	3634	3673	3712	3751

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
R10140	D	00005658	8	6247	6266
R10141	D	000056D8	8	6286	6305
R10142	D	00005758	8	6325	6344
R10143	D	000057D8	8	6364	6383
R10144	D	00005858	8	6403	6422
R10145	D	000058D8	8	6446	6465
R10146	D	00005958	8	6485	6504
R10147	D	000059D8	8	6524	6543
R10148	D	00005A58	8	6563	6582
R10149	D	00005AD8	8	6605	6624
R1015	D	000017D8	8	1293	1312
R10150	D	00005B58	8	6644	6663
R10151	D	00005BD8	8	6683	6702
R10152	D	00005C58	8	6722	6741
R10153	D	00005CD8	8	6761	6780
R10154	D	00005D58	8	6803	6822
R10155	D	00005DD8	8	6842	6861
R10156	D	00005E58	8	6881	6900
R10157	D	00005ED8	8	6920	6939
R10158	D	00005F58	8	6959	6978
R10159	D	00005FD8	8	7002	7021
R1016	D	00001858	8	1332	1351
R10160	D	00006058	8	7041	7060
R10161	D	000060D8	8	7080	7099
R10162	D	00006158	8	7119	7138
R10163	D	000061D8	8	7161	7180
R10164	D	00006258	8	7200	7219
R10165	D	000062D8	8	7239	7258
R10166	D	00006358	8	7278	7297
R10167	D	000063D8	8	7317	7336
R10168	D	00006458	8	7359	7378
R10169	D	000064D8	8	7398	7417
R1017	D	000018D8	8	1371	1390
R10170	D	00006558	8	7437	7456
R10171	D	000065D8	8	7476	7495
R10172	D	00006658	8	7515	7534
R10173	D	000066D8	8	7558	7577
R10174	D	00006758	8	7597	7616
R10175	D	000067D8	8	7636	7655
R10176	D	00006858	8	7675	7694
R10177	D	000068D8	8	7717	7736
R10178	D	00006958	8	7756	7775
R10179	D	000069D8	8	7795	7814
R1018	D	00001958	8	1410	1429
R10180	D	00006A58	8	7834	7853
R10181	D	00006AD8	8	7873	7892
R10182	D	00006B58	8	7915	7934
R10183	D	00006BD8	8	7954	7973
R10184	D	00006C58	8	7993	8012
R10185	D	00006CD8	8	8032	8051
R10186	D	00006D58	8	8071	8090
R10187	D	00006DD8	8	8114	8133
R10188	D	00006E58	8	8153	8172
R10189	D	00006ED8	8	8192	8211
R1019	D	000019D8	8	1449	1468
R10190	D	00006F58	8	8231	8250

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
R10191	D	00006FD8	8	8273	8292
R10192	D	00007058	8	8312	8331
R10193	D	000070D8	8	8351	8370
R10194	D	00007158	8	8390	8409
R10195	D	000071D8	8	8429	8448
R10196	D	00007258	8	8471	8490
R10197	D	000072D8	8	8510	8529
R10198	D	00007358	8	8549	8568
R10199	D	000073D8	8	8588	8607
R102	D	00001158	8	778	797
R1020	D	00001A58	8	1491	1510
R10200	D	00007458	8	8627	8646
R1021	D	00001AD8	8	1530	1549
R1022	D	00001B58	8	1569	1588
R1023	D	00001BD8	8	1608	1627
R1024	D	00001C58	8	1647	1666
R1025	D	00001CD8	8	1689	1708
R1026	D	00001D58	8	1728	1747
R1027	D	00001DD8	8	1767	1786
R1028	D	00001E58	8	1806	1825
R1029	D	00001ED8	8	1845	1864
R103	D	000011D8	8	817	836
R1030	D	00001F58	8	1888	1907
R1031	D	00001FD8	8	1927	1946
R1032	D	00002058	8	1966	1985
R1033	D	000020D8	8	2005	2024
R1034	D	00002158	8	2047	2066
R1035	D	000021D8	8	2086	2105
R1036	D	00002258	8	2125	2144
R1037	D	000022D8	8	2164	2183
R1038	D	00002358	8	2203	2222
R1039	D	000023D8	8	2245	2264
R104	D	00001258	8	856	875
R1040	D	00002458	8	2284	2303
R1041	D	000024D8	8	2323	2342
R1042	D	00002558	8	2362	2381
R1043	D	000025D8	8	2401	2420
R1044	D	00002658	8	2442	2461
R1045	D	000026D8	8	2481	2500
R1046	D	00002758	8	2520	2539
R1047	D	000027D8	8	2559	2578
R1048	D	00002858	8	2598	2617
R1049	D	000028D8	8	2640	2659
R105	D	000012D8	8	898	917
R1050	D	00002958	8	2679	2698
R1051	D	000029D8	8	2718	2737
R1052	D	00002A58	8	2757	2776
R1053	D	00002AD8	8	2796	2815
R1054	D	00002B58	8	2838	2857
R1055	D	00002BD8	8	2877	2896
R1056	D	00002C58	8	2916	2935
R1057	D	00002CD8	8	2955	2974
R1058	D	00002D58	8	2994	3013
R1059	D	00002DD8	8	3037	3056
R106	D	00001358	8	937	956
R1060	D	00002E58	8	3076	3095

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES													
R1061	D	00002ED8	8	3115	3134													
R1062	D	00002F58	8	3154	3173													
R1063	D	00002FD8	8	3196	3215													
R1064	D	00003058	8	3235	3254													
R1065	D	000030D8	8	3274	3293													
R1066	D	00003158	8	3313	3332													
R1067	D	000031D8	8	3352	3371													
R1068	D	00003258	8	3394	3413													
R1069	D	000032D8	8	3433	3452													
R107	D	000013D8	8	976	995													
R1070	D	00003358	8	3472	3491													
R1071	D	000033D8	8	3511	3530													
R1072	D	00003458	8	3550	3569													
R1073	D	000034D8	8	3591	3610													
R1074	D	00003558	8	3630	3649													
R1075	D	000035D8	8	3669	3688													
R1076	D	00003658	8	3708	3727													
R1077	D	000036D8	8	3747	3766													
R1078	D	00003758	8	3789	3808													
R1079	D	000037D8	8	3828	3847													
R108	D	00001458	8	1015	1034													
R1080	D	00003858	8	3867	3886													
R1081	D	000038D8	8	3906	3925													
R1082	D	00003958	8	3945	3964													
R1083	D	000039D8	8	3987	4006													
R1084	D	00003A58	8	4026	4045													
R1085	D	00003AD8	8	4065	4084													
R1086	D	00003B58	8	4104	4123													
R1087	D	00003BD8	8	4143	4162													
R1088	D	00003C58	8	4186	4205													
R1089	D	00003CD8	8	4225	4244													
R109	D	000014D8	8	1054	1073													
R1090	D	00003D58	8	4264	4283													
R1091	D	00003DD8	8	4303	4322													
R1092	D	00003E58	8	4345	4364													
R1093	D	00003ED8	8	4384	4403													
R1094	D	00003F58	8	4423	4442													
R1095	D	00003FD8	8	4462	4481													
R1096	D	00004058	8	4501	4520													
R1097	D	000040D8	8	4543	4562													
R1098	D	00004158	8	4582	4601													
R1099	D	000041D8	8	4621	4640													
R10UTPUT	D	00000028	8	608	414													
R2	U	00000002	1	8877	389	454	455	465	468	469	486	488	494	495	496	498	504	
					509	510												
R3	U	00000003	1	8878														
R4	U	00000004	1	8879														
R5	U	00000005	1	8880	400	401	404	452	471	729	761	768	800	807	839	846	878	
					888	920	927	959	966	998	1005	1037	1044	1076	1086	1118	1125	
					1157	1164	1196	1203	1235	1242	1274	1283	1315	1322	1354	1361	1393	
					1400	1432	1439	1471	1481	1513	1520	1552	1559	1591	1598	1630	1637	
					1669	1679	1711	1718	1750	1757	1789	1796	1828	1835	1867	1878	1910	
					1917	1949	1956	1988	1995	2027	2037	2069	2076	2108	2115	2147	2154	
					2186	2193	2225	2235	2267	2274	2306	2313	2345	2352	2384	2391	2423	
					2432	2464	2471	2503	2510	2542	2549	2581	2588	2620	2630	2662	2669	
					2701	2708	2740	2747	2779	2786	2818	2828	2860	2867	2899	2906	2938	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
RE125	F	00004F18	4	5670	5644 5645 5647
RE126	F	00004F98	4	5712	5686 5687 5689
RE127	F	00005018	4	5751	5725 5726 5728
RE128	F	00005098	4	5790	5764 5765 5767
RE129	F	00005118	4	5829	5803 5804 5806
RE13	F	00001718	4	1234	1208 1209 1211
RE130	F	00005198	4	5868	5842 5843 5845
RE131	F	00005218	4	5911	5885 5886 5888
RE132	F	00005298	4	5950	5924 5925 5927
RE133	F	00005318	4	5989	5963 5964 5966
RE134	F	00005398	4	6028	6002 6003 6005
RE135	F	00005418	4	6070	6044 6045 6047
RE136	F	00005498	4	6109	6083 6084 6086
RE137	F	00005518	4	6148	6122 6123 6125
RE138	F	00005598	4	6187	6161 6162 6164
RE139	F	00005618	4	6226	6200 6201 6203
RE14	F	00001798	4	1273	1247 1248 1250
RE140	F	00005698	4	6268	6242 6243 6245
RE141	F	00005718	4	6307	6281 6282 6284
RE142	F	00005798	4	6346	6320 6321 6323
RE143	F	00005818	4	6385	6359 6360 6362
RE144	F	00005898	4	6424	6398 6399 6401
RE145	F	00005918	4	6467	6441 6442 6444
RE146	F	00005998	4	6506	6480 6481 6483
RE147	F	00005A18	4	6545	6519 6520 6522
RE148	F	00005A98	4	6584	6558 6559 6561
RE149	F	00005B18	4	6626	6600 6601 6603
RE15	F	00001818	4	1314	1288 1289 1291
RE150	F	00005B98	4	6665	6639 6640 6642
RE151	F	00005C18	4	6704	6678 6679 6681
RE152	F	00005C98	4	6743	6717 6718 6720
RE153	F	00005D18	4	6782	6756 6757 6759
RE154	F	00005D98	4	6824	6798 6799 6801
RE155	F	00005E18	4	6863	6837 6838 6840
RE156	F	00005E98	4	6902	6876 6877 6879
RE157	F	00005F18	4	6941	6915 6916 6918
RE158	F	00005F98	4	6980	6954 6955 6957
RE159	F	00006018	4	7023	6997 6998 7000
RE16	F	00001898	4	1353	1327 1328 1330
RE160	F	00006098	4	7062	7036 7037 7039
RE161	F	00006118	4	7101	7075 7076 7078
RE162	F	00006198	4	7140	7114 7115 7117
RE163	F	00006218	4	7182	7156 7157 7159
RE164	F	00006298	4	7221	7195 7196 7198
RE165	F	00006318	4	7260	7234 7235 7237
RE166	F	00006398	4	7299	7273 7274 7276
RE167	F	00006418	4	7338	7312 7313 7315
RE168	F	00006498	4	7380	7354 7355 7357
RE169	F	00006518	4	7419	7393 7394 7396
RE17	F	00001918	4	1392	1366 1367 1369
RE170	F	00006598	4	7458	7432 7433 7435
RE171	F	00006618	4	7497	7471 7472 7474
RE172	F	00006698	4	7536	7510 7511 7513
RE173	F	00006718	4	7579	7553 7554 7556
RE174	F	00006798	4	7618	7592 7593 7595
RE175	F	00006818	4	7657	7631 7632 7634

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
RE176	F	00006898	4	7696	7670 7671 7673
RE177	F	00006918	4	7738	7712 7713 7715
RE178	F	00006998	4	7777	7751 7752 7754
RE179	F	00006A18	4	7816	7790 7791 7793
RE18	F	00001998	4	1431	1405 1406 1408
RE180	F	00006A98	4	7855	7829 7830 7832
RE181	F	00006B18	4	7894	7868 7869 7871
RE182	F	00006B98	4	7936	7910 7911 7913
RE183	F	00006C18	4	7975	7949 7950 7952
RE184	F	00006C98	4	8014	7988 7989 7991
RE185	F	00006D18	4	8053	8027 8028 8030
RE186	F	00006D98	4	8092	8066 8067 8069
RE187	F	00006E18	4	8135	8109 8110 8112
RE188	F	00006E98	4	8174	8148 8149 8151
RE189	F	00006F18	4	8213	8187 8188 8190
RE19	F	00001A18	4	1470	1444 1445 1447
RE190	F	00006F98	4	8252	8226 8227 8229
RE191	F	00007018	4	8294	8268 8269 8271
RE192	F	00007098	4	8333	8307 8308 8310
RE193	F	00007118	4	8372	8346 8347 8349
RE194	F	00007198	4	8411	8385 8386 8388
RE195	F	00007218	4	8450	8424 8425 8427
RE196	F	00007298	4	8492	8466 8467 8469
RE197	F	00007318	4	8531	8505 8506 8508
RE198	F	00007398	4	8570	8544 8545 8547
RE199	F	00007418	4	8609	8583 8584 8586
RE2	F	00001198	4	799	773 774 776
RE20	F	00001A98	4	1512	1486 1487 1489
RE200	F	00007498	4	8648	8622 8623 8625
RE21	F	00001B18	4	1551	1525 1526 1528
RE22	F	00001B98	4	1590	1564 1565 1567
RE23	F	00001C18	4	1629	1603 1604 1606
RE24	F	00001C98	4	1668	1642 1643 1645
RE25	F	00001D18	4	1710	1684 1685 1687
RE26	F	00001D98	4	1749	1723 1724 1726
RE27	F	00001E18	4	1788	1762 1763 1765
RE28	F	00001E98	4	1827	1801 1802 1804
RE29	F	00001F18	4	1866	1840 1841 1843
RE3	F	00001218	4	838	812 813 815
RE30	F	00001F98	4	1909	1883 1884 1886
RE31	F	00002018	4	1948	1922 1923 1925
RE32	F	00002098	4	1987	1961 1962 1964
RE33	F	00002118	4	2026	2000 2001 2003
RE34	F	00002198	4	2068	2042 2043 2045
RE35	F	00002218	4	2107	2081 2082 2084
RE36	F	00002298	4	2146	2120 2121 2123
RE37	F	00002318	4	2185	2159 2160 2162
RE38	F	00002398	4	2224	2198 2199 2201
RE39	F	00002418	4	2266	2240 2241 2243
RE4	F	00001298	4	877	851 852 854
RE40	F	00002498	4	2305	2279 2280 2282
RE41	F	00002518	4	2344	2318 2319 2321
RE42	F	00002598	4	2383	2357 2358 2360
RE43	F	00002618	4	2422	2396 2397 2399
RE44	F	00002698	4	2463	2437 2438 2440
RE45	F	00002718	4	2502	2476 2477 2479

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
RE46	F	00002798	4	2541	2515 2516 2518
RE47	F	00002818	4	2580	2554 2555 2557
RE48	F	00002898	4	2619	2593 2594 2596
RE49	F	00002918	4	2661	2635 2636 2638
RE5	F	00001318	4	919	893 894 896
RE50	F	00002998	4	2700	2674 2675 2677
RE51	F	00002A18	4	2739	2713 2714 2716
RE52	F	00002A98	4	2778	2752 2753 2755
RE53	F	00002B18	4	2817	2791 2792 2794
RE54	F	00002B98	4	2859	2833 2834 2836
RE55	F	00002C18	4	2898	2872 2873 2875
RE56	F	00002C98	4	2937	2911 2912 2914
RE57	F	00002D18	4	2976	2950 2951 2953
RE58	F	00002D98	4	3015	2989 2990 2992
RE59	F	00002E18	4	3058	3032 3033 3035
RE6	F	00001398	4	958	932 933 935
RE60	F	00002E98	4	3097	3071 3072 3074
RE61	F	00002F18	4	3136	3110 3111 3113
RE62	F	00002F98	4	3175	3149 3150 3152
RE63	F	00003018	4	3217	3191 3192 3194
RE64	F	00003098	4	3256	3230 3231 3233
RE65	F	00003118	4	3295	3269 3270 3272
RE66	F	00003198	4	3334	3308 3309 3311
RE67	F	00003218	4	3373	3347 3348 3350
RE68	F	00003298	4	3415	3389 3390 3392
RE69	F	00003318	4	3454	3428 3429 3431
RE7	F	00001418	4	997	971 972 974
RE70	F	00003398	4	3493	3467 3468 3470
RE71	F	00003418	4	3532	3506 3507 3509
RE72	F	00003498	4	3571	3545 3546 3548
RE73	F	00003518	4	3612	3586 3587 3589
RE74	F	00003598	4	3651	3625 3626 3628
RE75	F	00003618	4	3690	3664 3665 3667
RE76	F	00003698	4	3729	3703 3704 3706
RE77	F	00003718	4	3768	3742 3743 3745
RE78	F	00003798	4	3810	3784 3785 3787
RE79	F	00003818	4	3849	3823 3824 3826
RE8	F	00001498	4	1036	1010 1011 1013
RE80	F	00003898	4	3888	3862 3863 3865
RE81	F	00003918	4	3927	3901 3902 3904
RE82	F	00003998	4	3966	3940 3941 3943
RE83	F	00003A18	4	4008	3982 3983 3985
RE84	F	00003A98	4	4047	4021 4022 4024
RE85	F	00003B18	4	4086	4060 4061 4063
RE86	F	00003B98	4	4125	4099 4100 4102
RE87	F	00003C18	4	4164	4138 4139 4141
RE88	F	00003C98	4	4207	4181 4182 4184
RE89	F	00003D18	4	4246	4220 4221 4223
RE9	F	00001518	4	1075	1049 1050 1052
RE90	F	00003D98	4	4285	4259 4260 4262
RE91	F	00003E18	4	4324	4298 4299 4301
RE92	F	00003E98	4	4366	4340 4341 4343
RE93	F	00003F18	4	4405	4379 4380 4382
RE94	F	00003F98	4	4444	4418 4419 4421
RE95	F	00004018	4	4483	4457 4458 4460
RE96	F	00004098	4	4522	4496 4497 4499

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES			
RE97	F	00004118	4	4564	4538	4539	4541	
RE98	F	00004198	4	4603	4577	4578	4580	
RE99	F	00004218	4	4642	4616	4617	4619	
REA1	A	000010CC	4	737				
REA10	A	0000154C	4	1094				
REA100	A	0000424C	4	4658				
REA101	A	000042CC	4	4697				
REA102	A	0000434C	4	4738				
REA103	A	000043CC	4	4777				
REA104	A	0000444C	4	4816				
REA105	A	000044CC	4	4855				
REA106	A	0000454C	4	4894				
REA107	A	000045CC	4	4936				
REA108	A	0000464C	4	4975				
REA109	A	000046CC	4	5014				
REA11	A	000015CC	4	1133				
REA110	A	0000474C	4	5053				
REA111	A	000047CC	4	5092				
REA112	A	0000484C	4	5134				
REA113	A	000048CC	4	5173				
REA114	A	0000494C	4	5212				
REA115	A	000049CC	4	5251				
REA116	A	00004A4C	4	5290				
REA117	A	00004ACC	4	5333				
REA118	A	00004B4C	4	5372				
REA119	A	00004BCC	4	5411				
REA12	A	0000164C	4	1172				
REA120	A	00004C4C	4	5450				
REA121	A	00004CCC	4	5491				
REA122	A	00004D4C	4	5530				
REA123	A	00004DCC	4	5569				
REA124	A	00004E4C	4	5608				
REA125	A	00004ECC	4	5647				
REA126	A	00004F4C	4	5689				
REA127	A	00004FCC	4	5728				
REA128	A	0000504C	4	5767				
REA129	A	000050CC	4	5806				
REA13	A	000016CC	4	1211				
REA130	A	0000514C	4	5845				
REA131	A	000051CC	4	5888				
REA132	A	0000524C	4	5927				
REA133	A	000052CC	4	5966				
REA134	A	0000534C	4	6005				
REA135	A	000053CC	4	6047				
REA136	A	0000544C	4	6086				
REA137	A	000054CC	4	6125				
REA138	A	0000554C	4	6164				
REA139	A	000055CC	4	6203				
REA14	A	0000174C	4	1250				
REA140	A	0000564C	4	6245				
REA141	A	000056CC	4	6284				
REA142	A	0000574C	4	6323				
REA143	A	000057CC	4	6362				
REA144	A	0000584C	4	6401				
REA145	A	000058CC	4	6444				
REA146	A	0000594C	4	6483				

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
REA147	A	000059CC	4	6522	
REA148	A	00005A4C	4	6561	
REA149	A	00005ACC	4	6603	
REA15	A	000017CC	4	1291	
REA150	A	00005B4C	4	6642	
REA151	A	00005BCC	4	6681	
REA152	A	00005C4C	4	6720	
REA153	A	00005CCC	4	6759	
REA154	A	00005D4C	4	6801	
REA155	A	00005DCC	4	6840	
REA156	A	00005E4C	4	6879	
REA157	A	00005ECC	4	6918	
REA158	A	00005F4C	4	6957	
REA159	A	00005FCC	4	7000	
REA16	A	0000184C	4	1330	
REA160	A	0000604C	4	7039	
REA161	A	000060CC	4	7078	
REA162	A	0000614C	4	7117	
REA163	A	000061CC	4	7159	
REA164	A	0000624C	4	7198	
REA165	A	000062CC	4	7237	
REA166	A	0000634C	4	7276	
REA167	A	000063CC	4	7315	
REA168	A	0000644C	4	7357	
REA169	A	000064CC	4	7396	
REA17	A	000018CC	4	1369	
REA170	A	0000654C	4	7435	
REA171	A	000065CC	4	7474	
REA172	A	0000664C	4	7513	
REA173	A	000066CC	4	7556	
REA174	A	0000674C	4	7595	
REA175	A	000067CC	4	7634	
REA176	A	0000684C	4	7673	
REA177	A	000068CC	4	7715	
REA178	A	0000694C	4	7754	
REA179	A	000069CC	4	7793	
REA18	A	0000194C	4	1408	
REA180	A	00006A4C	4	7832	
REA181	A	00006ACC	4	7871	
REA182	A	00006B4C	4	7913	
REA183	A	00006BCC	4	7952	
REA184	A	00006C4C	4	7991	
REA185	A	00006CCC	4	8030	
REA186	A	00006D4C	4	8069	
REA187	A	00006DCC	4	8112	
REA188	A	00006E4C	4	8151	
REA189	A	00006ECC	4	8190	
REA19	A	000019CC	4	1447	
REA190	A	00006F4C	4	8229	
REA191	A	00006FCC	4	8271	
REA192	A	0000704C	4	8310	
REA193	A	000070CC	4	8349	
REA194	A	0000714C	4	8388	
REA195	A	000071CC	4	8427	
REA196	A	0000724C	4	8469	
REA197	A	000072CC	4	8508	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
REA198	A	0000734C	4	8547	
REA199	A	000073CC	4	8586	
REA2	A	0000114C	4	776	
REA20	A	00001A4C	4	1489	
REA200	A	0000744C	4	8625	
REA21	A	00001ACC	4	1528	
REA22	A	00001B4C	4	1567	
REA23	A	00001BCC	4	1606	
REA24	A	00001C4C	4	1645	
REA25	A	00001CCC	4	1687	
REA26	A	00001D4C	4	1726	
REA27	A	00001DCC	4	1765	
REA28	A	00001E4C	4	1804	
REA29	A	00001ECC	4	1843	
REA3	A	000011CC	4	815	
REA30	A	00001F4C	4	1886	
REA31	A	00001FCC	4	1925	
REA32	A	0000204C	4	1964	
REA33	A	000020CC	4	2003	
REA34	A	0000214C	4	2045	
REA35	A	000021CC	4	2084	
REA36	A	0000224C	4	2123	
REA37	A	000022CC	4	2162	
REA38	A	0000234C	4	2201	
REA39	A	000023CC	4	2243	
REA4	A	0000124C	4	854	
REA40	A	0000244C	4	2282	
REA41	A	000024CC	4	2321	
REA42	A	0000254C	4	2360	
REA43	A	000025CC	4	2399	
REA44	A	0000264C	4	2440	
REA45	A	000026CC	4	2479	
REA46	A	0000274C	4	2518	
REA47	A	000027CC	4	2557	
REA48	A	0000284C	4	2596	
REA49	A	000028CC	4	2638	
REA5	A	000012CC	4	896	
REA50	A	0000294C	4	2677	
REA51	A	000029CC	4	2716	
REA52	A	00002A4C	4	2755	
REA53	A	00002ACC	4	2794	
REA54	A	00002B4C	4	2836	
REA55	A	00002BCC	4	2875	
REA56	A	00002C4C	4	2914	
REA57	A	00002CCC	4	2953	
REA58	A	00002D4C	4	2992	
REA59	A	00002DCC	4	3035	
REA6	A	0000134C	4	935	
REA60	A	00002E4C	4	3074	
REA61	A	00002ECC	4	3113	
REA62	A	00002F4C	4	3152	
REA63	A	00002FCC	4	3194	
REA64	A	0000304C	4	3233	
REA65	A	000030CC	4	3272	
REA66	A	0000314C	4	3311	
REA67	A	000031CC	4	3350	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
REA68	A	0000324C	4	3392		
REA69	A	000032CC	4	3431		
REA7	A	000013CC	4	974		
REA70	A	0000334C	4	3470		
REA71	A	000033CC	4	3509		
REA72	A	0000344C	4	3548		
REA73	A	000034CC	4	3589		
REA74	A	0000354C	4	3628		
REA75	A	000035CC	4	3667		
REA76	A	0000364C	4	3706		
REA77	A	000036CC	4	3745		
REA78	A	0000374C	4	3787		
REA79	A	000037CC	4	3826		
REA8	A	0000144C	4	1013		
REA80	A	0000384C	4	3865		
REA81	A	000038CC	4	3904		
REA82	A	0000394C	4	3943		
REA83	A	000039CC	4	3985		
REA84	A	00003A4C	4	4024		
REA85	A	00003ACC	4	4063		
REA86	A	00003B4C	4	4102		
REA87	A	00003BCC	4	4141		
REA88	A	00003C4C	4	4184		
REA89	A	00003CCC	4	4223		
REA9	A	000014CC	4	1052		
REA90	A	00003D4C	4	4262		
REA91	A	00003DCC	4	4301		
REA92	A	00003E4C	4	4343		
REA93	A	00003ECC	4	4382		
REA94	A	00003F4C	4	4421		
REA95	A	00003FCC	4	4460		
REA96	A	0000404C	4	4499		
REA97	A	000040CC	4	4541		
REA98	A	0000414C	4	4580		
REA99	A	000041CC	4	4619		
READDR	A	0000001C	4	606	413	
REG2LOW	U	000000DD	1	553		
REG2PATT	U	AABBCCDD	1	552		
RELEN	A	00000018	4	605		
RPTDWSAV	D	00000390	8	478	465	469
RPTERROR	I	0000033C	4	451	426	
RPTSAVE	F	00000384	4	475	451	472
RPTSVR5	F	00000388	4	476	452	471
SKL0001	U	0000005E	1	371	387	
SKT0001	C	0000022A	20	368	371	388
SVOLDPSW	U	00000140	0	307		
T1	A	000010B0	4	730	8664	
T10	A	00001530	4	1087	8673	
T100	A	00004230	4	4651	8763	
T101	A	000042B0	4	4690	8764	
T102	A	00004330	4	4731	8765	
T103	A	000043B0	4	4770	8766	
T104	A	00004430	4	4809	8767	
T105	A	000044B0	4	4848	8768	
T106	A	00004530	4	4887	8769	
T107	A	000045B0	4	4929	8770	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T108	A	00004630	4	4968	8771
T109	A	000046B0	4	5007	8772
T11	A	000015B0	4	1126	8674
T110	A	00004730	4	5046	8773
T111	A	000047B0	4	5085	8774
T112	A	00004830	4	5127	8775
T113	A	000048B0	4	5166	8776
T114	A	00004930	4	5205	8777
T115	A	000049B0	4	5244	8778
T116	A	00004A30	4	5283	8779
T117	A	00004AB0	4	5326	8780
T118	A	00004B30	4	5365	8781
T119	A	00004BB0	4	5404	8782
T12	A	00001630	4	1165	8675
T120	A	00004C30	4	5443	8783
T121	A	00004CB0	4	5484	8784
T122	A	00004D30	4	5523	8785
T123	A	00004DB0	4	5562	8786
T124	A	00004E30	4	5601	8787
T125	A	00004EB0	4	5640	8788
T126	A	00004F30	4	5682	8789
T127	A	00004FB0	4	5721	8790
T128	A	00005030	4	5760	8791
T129	A	000050B0	4	5799	8792
T13	A	000016B0	4	1204	8676
T130	A	00005130	4	5838	8793
T131	A	000051B0	4	5881	8794
T132	A	00005230	4	5920	8795
T133	A	000052B0	4	5959	8796
T134	A	00005330	4	5998	8797
T135	A	000053B0	4	6040	8798
T136	A	00005430	4	6079	8799
T137	A	000054B0	4	6118	8800
T138	A	00005530	4	6157	8801
T139	A	000055B0	4	6196	8802
T14	A	00001730	4	1243	8677
T140	A	00005630	4	6238	8803
T141	A	000056B0	4	6277	8804
T142	A	00005730	4	6316	8805
T143	A	000057B0	4	6355	8806
T144	A	00005830	4	6394	8807
T145	A	000058B0	4	6437	8808
T146	A	00005930	4	6476	8809
T147	A	000059B0	4	6515	8810
T148	A	00005A30	4	6554	8811
T149	A	00005AB0	4	6596	8812
T15	A	000017B0	4	1284	8678
T150	A	00005B30	4	6635	8813
T151	A	00005BB0	4	6674	8814
T152	A	00005C30	4	6713	8815
T153	A	00005CB0	4	6752	8816
T154	A	00005D30	4	6794	8817
T155	A	00005DB0	4	6833	8818
T156	A	00005E30	4	6872	8819
T157	A	00005EB0	4	6911	8820
T158	A	00005F30	4	6950	8821

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T159	A	00005FB0	4	6993	8822
T16	A	00001830	4	1323	8679
T160	A	00006030	4	7032	8823
T161	A	000060B0	4	7071	8824
T162	A	00006130	4	7110	8825
T163	A	000061B0	4	7152	8826
T164	A	00006230	4	7191	8827
T165	A	000062B0	4	7230	8828
T166	A	00006330	4	7269	8829
T167	A	000063B0	4	7308	8830
T168	A	00006430	4	7350	8831
T169	A	000064B0	4	7389	8832
T17	A	000018B0	4	1362	8680
T170	A	00006530	4	7428	8833
T171	A	000065B0	4	7467	8834
T172	A	00006630	4	7506	8835
T173	A	000066B0	4	7549	8836
T174	A	00006730	4	7588	8837
T175	A	000067B0	4	7627	8838
T176	A	00006830	4	7666	8839
T177	A	000068B0	4	7708	8840
T178	A	00006930	4	7747	8841
T179	A	000069B0	4	7786	8842
T18	A	00001930	4	1401	8681
T180	A	00006A30	4	7825	8843
T181	A	00006AB0	4	7864	8844
T182	A	00006B30	4	7906	8845
T183	A	00006BB0	4	7945	8846
T184	A	00006C30	4	7984	8847
T185	A	00006CB0	4	8023	8848
T186	A	00006D30	4	8062	8849
T187	A	00006DB0	4	8105	8850
T188	A	00006E30	4	8144	8851
T189	A	00006EB0	4	8183	8852
T19	A	000019B0	4	1440	8682
T190	A	00006F30	4	8222	8853
T191	A	00006FB0	4	8264	8854
T192	A	00007030	4	8303	8855
T193	A	000070B0	4	8342	8856
T194	A	00007130	4	8381	8857
T195	A	000071B0	4	8420	8858
T196	A	00007230	4	8462	8859
T197	A	000072B0	4	8501	8860
T198	A	00007330	4	8540	8861
T199	A	000073B0	4	8579	8862
T2	A	00001130	4	769	8665
T20	A	00001A30	4	1482	8683
T200	A	00007430	4	8618	8863
T21	A	00001AB0	4	1521	8684
T22	A	00001B30	4	1560	8685
T23	A	00001BB0	4	1599	8686
T24	A	00001C30	4	1638	8687
T25	A	00001CB0	4	1680	8688
T26	A	00001D30	4	1719	8689
T27	A	00001DB0	4	1758	8690
T28	A	00001E30	4	1797	8691

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T29	A	00001EB0	4	1836	8692
T3	A	000011B0	4	808	8666
T30	A	00001F30	4	1879	8693
T31	A	00001FB0	4	1918	8694
T32	A	00002030	4	1957	8695
T33	A	000020B0	4	1996	8696
T34	A	00002130	4	2038	8697
T35	A	000021B0	4	2077	8698
T36	A	00002230	4	2116	8699
T37	A	000022B0	4	2155	8700
T38	A	00002330	4	2194	8701
T39	A	000023B0	4	2236	8702
T4	A	00001230	4	847	8667
T40	A	00002430	4	2275	8703
T41	A	000024B0	4	2314	8704
T42	A	00002530	4	2353	8705
T43	A	000025B0	4	2392	8706
T44	A	00002630	4	2433	8707
T45	A	000026B0	4	2472	8708
T46	A	00002730	4	2511	8709
T47	A	000027B0	4	2550	8710
T48	A	00002830	4	2589	8711
T49	A	000028B0	4	2631	8712
T5	A	000012B0	4	889	8668
T50	A	00002930	4	2670	8713
T51	A	000029B0	4	2709	8714
T52	A	00002A30	4	2748	8715
T53	A	00002AB0	4	2787	8716
T54	A	00002B30	4	2829	8717
T55	A	00002BB0	4	2868	8718
T56	A	00002C30	4	2907	8719
T57	A	00002CB0	4	2946	8720
T58	A	00002D30	4	2985	8721
T59	A	00002DB0	4	3028	8722
T6	A	00001330	4	928	8669
T60	A	00002E30	4	3067	8723
T61	A	00002EB0	4	3106	8724
T62	A	00002F30	4	3145	8725
T63	A	00002FB0	4	3187	8726
T64	A	00003030	4	3226	8727
T65	A	000030B0	4	3265	8728
T66	A	00003130	4	3304	8729
T67	A	000031B0	4	3343	8730
T68	A	00003230	4	3385	8731
T69	A	000032B0	4	3424	8732
T7	A	000013B0	4	967	8670
T70	A	00003330	4	3463	8733
T71	A	000033B0	4	3502	8734
T72	A	00003430	4	3541	8735
T73	A	000034B0	4	3582	8736
T74	A	00003530	4	3621	8737
T75	A	000035B0	4	3660	8738
T76	A	00003630	4	3699	8739
T77	A	000036B0	4	3738	8740
T78	A	00003730	4	3780	8741
T79	A	000037B0	4	3819	8742

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T8	A	00001430	4	1006	8671
T80	A	00003830	4	3858	8743
T81	A	000038B0	4	3897	8744
T82	A	00003930	4	3936	8745
T83	A	000039B0	4	3978	8746
T84	A	00003A30	4	4017	8747
T85	A	00003AB0	4	4056	8748
T86	A	00003B30	4	4095	8749
T87	A	00003BB0	4	4134	8750
T88	A	00003C30	4	4177	8751
T89	A	00003CB0	4	4216	8752
T9	A	000014B0	4	1045	8672
T90	A	00003D30	4	4255	8753
T91	A	00003DB0	4	4294	8754
T92	A	00003E30	4	4336	8755
T93	A	00003EB0	4	4375	8756
T94	A	00003F30	4	4414	8757
T95	A	00003FB0	4	4453	8758
T96	A	00004030	4	4492	8759
T97	A	000040B0	4	4534	8760
T98	A	00004130	4	4573	8761
T99	A	000041B0	4	4612	8762
TESTING	F	00001004	4	564	407
TNUM	H	00000004	2	599	406454
TSUB	A	00000000	4	598	410
TTABLE	F	000074B8	4	8663	
V0	U	00000000	1	8896	
V1	U	00000001	1	8897	
V10	U	0000000A	1	8906	
V11	U	0000000B	1	8907	
V12	U	0000000C	1	8908	
V13	U	0000000D	1	8909	
V14	U	0000000E	1	8910	
V15	U	0000000F	1	8911	
V16	U	00000010	1	8912	
V17	U	00000011	1	8913	
V18	U	00000012	1	8914	
V19	U	00000013	1	8915	
V2	U	00000002	1	8898	
V20	U	00000014	1	8916	
V21	U	00000015	1	8917	
V22	U	00000016	1	8918	
V23	U	00000017	1	8919	
V24	U	00000018	1	8920	
V25	U	00000019	1	8921	
V26	U	0000001A	1	8922	
V27	U	0000001B	1	8923	
V28	U	0000001C	1	8924	
V29	U	0000001D	1	8925	
V3	U	00000003	1	8899	
V30	U	0000001E	1	8926	
V31	U	0000001F	1	8927	
V4	U	00000004	1	8900	
V5	U	00000005	1	8901	
V6	U	00000006	1	8902	
V7	U	00000007	1	8903	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES		
V8	U	00000008	1	8904			
V9	U	00000009	1	8905			
X0001	U	000002B8	1	377	365	378	
X1	F	000010E8	4	742	730		
X10	F	00001568	4	1099	1087		
X100	F	00004268	4	4663	4651		
X101	F	000042E8	4	4702	4690		
X102	F	00004368	4	4743	4731		
X103	F	000043E8	4	4782	4770		
X104	F	00004468	4	4821	4809		
X105	F	000044E8	4	4860	4848		
X106	F	00004568	4	4899	4887		
X107	F	000045E8	4	4941	4929		
X108	F	00004668	4	4980	4968		
X109	F	000046E8	4	5019	5007		
X11	F	000015E8	4	1138	1126		
X110	F	00004768	4	5058	5046		
X111	F	000047E8	4	5097	5085		
X112	F	00004868	4	5139	5127		
X113	F	000048E8	4	5178	5166		
X114	F	00004968	4	5217	5205		
X115	F	000049E8	4	5256	5244		
X116	F	00004A68	4	5295	5283		
X117	F	00004AE8	4	5338	5326		
X118	F	00004B68	4	5377	5365		
X119	F	00004BE8	4	5416	5404		
X12	F	00001668	4	1177	1165		
X120	F	00004C68	4	5455	5443		
X121	F	00004CE8	4	5496	5484		
X122	F	00004D68	4	5535	5523		
X123	F	00004DE8	4	5574	5562		
X124	F	00004E68	4	5613	5601		
X125	F	00004EE8	4	5652	5640		
X126	F	00004F68	4	5694	5682		
X127	F	00004FE8	4	5733	5721		
X128	F	00005068	4	5772	5760		
X129	F	000050E8	4	5811	5799		
X13	F	000016E8	4	1216	1204		
X130	F	00005168	4	5850	5838		
X131	F	000051E8	4	5893	5881		
X132	F	00005268	4	5932	5920		
X133	F	000052E8	4	5971	5959		
X134	F	00005368	4	6010	5998		
X135	F	000053E8	4	6052	6040		
X136	F	00005468	4	6091	6079		
X137	F	000054E8	4	6130	6118		
X138	F	00005568	4	6169	6157		
X139	F	000055E8	4	6208	6196		
X14	F	00001768	4	1255	1243		
X140	F	00005668	4	6250	6238		
X141	F	000056E8	4	6289	6277		
X142	F	00005768	4	6328	6316		
X143	F	000057E8	4	6367	6355		
X144	F	00005868	4	6406	6394		
X145	F	000058E8	4	6449	6437		
X146	F	00005968	4	6488	6476		

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X147	F	000059E8	4	6527	6515
X148	F	00005A68	4	6566	6554
X149	F	00005AE8	4	6608	6596
X15	F	000017E8	4	1296	1284
X150	F	00005B68	4	6647	6635
X151	F	00005BE8	4	6686	6674
X152	F	00005C68	4	6725	6713
X153	F	00005CE8	4	6764	6752
X154	F	00005D68	4	6806	6794
X155	F	00005DE8	4	6845	6833
X156	F	00005E68	4	6884	6872
X157	F	00005EE8	4	6923	6911
X158	F	00005F68	4	6962	6950
X159	F	00005FE8	4	7005	6993
X16	F	00001868	4	1335	1323
X160	F	00006068	4	7044	7032
X161	F	000060E8	4	7083	7071
X162	F	00006168	4	7122	7110
X163	F	000061E8	4	7164	7152
X164	F	00006268	4	7203	7191
X165	F	000062E8	4	7242	7230
X166	F	00006368	4	7281	7269
X167	F	000063E8	4	7320	7308
X168	F	00006468	4	7362	7350
X169	F	000064E8	4	7401	7389
X17	F	000018E8	4	1374	1362
X170	F	00006568	4	7440	7428
X171	F	000065E8	4	7479	7467
X172	F	00006668	4	7518	7506
X173	F	000066E8	4	7561	7549
X174	F	00006768	4	7600	7588
X175	F	000067E8	4	7639	7627
X176	F	00006868	4	7678	7666
X177	F	000068E8	4	7720	7708
X178	F	00006968	4	7759	7747
X179	F	000069E8	4	7798	7786
X18	F	00001968	4	1413	1401
X180	F	00006A68	4	7837	7825
X181	F	00006AE8	4	7876	7864
X182	F	00006B68	4	7918	7906
X183	F	00006BE8	4	7957	7945
X184	F	00006C68	4	7996	7984
X185	F	00006CE8	4	8035	8023
X186	F	00006D68	4	8074	8062
X187	F	00006DE8	4	8117	8105
X188	F	00006E68	4	8156	8144
X189	F	00006EE8	4	8195	8183
X19	F	000019E8	4	1452	1440
X190	F	00006F68	4	8234	8222
X191	F	00006FE8	4	8276	8264
X192	F	00007068	4	8315	8303
X193	F	000070E8	4	8354	8342
X194	F	00007168	4	8393	8381
X195	F	000071E8	4	8432	8420
X196	F	00007268	4	8474	8462
X197	F	000072E8	4	8513	8501

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X53	F	00002AE8	4	2799	2787
X54	F	00002B68	4	2841	2829
X55	F	00002BE8	4	2880	2868
X56	F	00002C68	4	2919	2907
X57	F	00002CE8	4	2958	2946
X58	F	00002D68	4	2997	2985
X59	F	00002DE8	4	3040	3028
X6	F	00001368	4	940	928
X60	F	00002E68	4	3079	3067
X61	F	00002EE8	4	3118	3106
X62	F	00002F68	4	3157	3145
X63	F	00002FE8	4	3199	3187
X64	F	00003068	4	3238	3226
X65	F	000030E8	4	3277	3265
X66	F	00003168	4	3316	3304
X67	F	000031E8	4	3355	3343
X68	F	00003268	4	3397	3385
X69	F	000032E8	4	3436	3424
X7	F	000013E8	4	979	967
X70	F	00003368	4	3475	3463
X71	F	000033E8	4	3514	3502
X72	F	00003468	4	3553	3541
X73	F	000034E8	4	3594	3582
X74	F	00003568	4	3633	3621
X75	F	000035E8	4	3672	3660
X76	F	00003668	4	3711	3699
X77	F	000036E8	4	3750	3738
X78	F	00003768	4	3792	3780
X79	F	000037E8	4	3831	3819
X8	F	00001468	4	1018	1006
X80	F	00003868	4	3870	3858
X81	F	000038E8	4	3909	3897
X82	F	00003968	4	3948	3936
X83	F	000039E8	4	3990	3978
X84	F	00003A68	4	4029	4017
X85	F	00003AE8	4	4068	4056
X86	F	00003B68	4	4107	4095
X87	F	00003BE8	4	4146	4134
X88	F	00003C68	4	4189	4177
X89	F	00003CE8	4	4228	4216
X9	F	000014E8	4	1057	1045
X90	F	00003D68	4	4267	4255
X91	F	00003DE8	4	4306	4294
X92	F	00003E68	4	4348	4336
X93	F	00003EE8	4	4387	4375
X94	F	00003F68	4	4426	4414
X95	F	00003FE8	4	4465	4453
X96	F	00004068	4	4504	4492
X97	F	000040E8	4	4546	4534
X98	F	00004168	4	4585	4573
X99	F	000041E8	4	4624	4612
XC0001	U	000002E0	1	391	383
=A(M4TESTS)	A	00000490	4	540	397
=AL2(L'MSGMSG)	R	0000049A	2	543	490
=F'1'	F	00000494	4	541	432
=F'8'	F	0000048C	4	539	382

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
=H'0'	H	00000498	2	542	485

MACRO	DEFN	REFERENCES																
FCHECK LLXAB	84	364																
	142	1899	1938	1977	2016	2058	2097	2136	2175	2214	2256	2295	2334	2373	2412	2453	2492	2531
		2570	2609	2651	2690	2729	2768	2807	2849	2888	2927	2966	3005					
LLXAF	178	5901	5940	5979	6018	6060	6099	6138	6177	6216	6258	6297	6336	6375	6414			
LLXAG	196	7013	7052	7091	7130	7172	7211	7250	7289	7328	7370	7409	7448	7487	7526			
LLXAH	160	4197	4236	4275	4314	4356	4395	4434	4473	4512	4554	4593	4632	4671	4710	4751	4790	4829
		4868	4907	4949	4988	5027	5066	5105	5147	5186	5225	5264	5303					
LLXAQ	214	8125	8164	8203	8242	8284	8323	8362	8401	8440	8482	8521	8560	8599	8638			
LXA	235	751	790	829	868	910	949	988	1027	1066	1108	1147	1186	1225	1264	1305	1344	1383
		1422	1461	1503	1542	1581	1620	1659	1701	1740	1779	1818	1857	1900	1939	1978	2017	2059
		2098	2137	2176	2215	2257	2296	2335	2374	2413	2454	2493	2532	2571	2610	2652	2691	2730
		2769	2808	2850	2889	2928	2967	3006	3049	3088	3127	3166	3208	3247	3286	3325	3364	3406
		3445	3484	3523	3562	3603	3642	3681	3720	3759	3801	3840	3879	3918	3957	3999	4038	4077
		4116	4155	4198	4237	4276	4315	4357	4396	4435	4474	4513	4555	4594	4633	4672	4711	4752
		4791	4830	4869	4908	4950	4989	5028	5067	5106	5148	5187	5226	5265	5304	5347	5386	5425
		5464	5505	5544	5583	5622	5661	5703	5742	5781	5820	5859	5902	5941	5980	6019	6061	6100
		6139	6178	6217	6259	6298	6337	6376	6415	6458	6497	6536	6575	6617	6656	6695	6734	6773
		6815	6854	6893	6932	6971	7014	7053	7092	7131	7173	7212	7251	7290	7329	7371	7410	7449
		7488	7527	7570	7609	7648	7687	7729	7768	7807	7846	7885	7927	7966	8005	8044	8083	8126
		8165	8204	8243	8285	8324	8363	8402	8441	8483	8522	8561	8600	8639				
LXAB	133	750	789	828	867	909	948	987	1026	1065	1107	1146	1185	1224	1263	1304	1343	1382
		1421	1460	1502	1541	1580	1619	1658	1700	1739	1778	1817	1856					
LXAF	169	5346	5385	5424	5463	5504	5543	5582	5621	5660	5702	5741	5780	5819	5858			
LXAG	187	6457	6496	6535	6574	6616	6655	6694	6733	6772	6814	6853	6892	6931	6970			
LXAH	151	3048	3087	3126	3165	3207	3246	3285	3324	3363	3405	3444	3483	3522	3561	3602	3641	3680
		3719	3758	3800	3839	3878	3917	3956	3998	4037	4076	4115	4154					
LXAQ	205	7569	7608	7647	7686	7728	7767	7806	7845	7884	7926	7965	8004	8043	8082			
PTTABLE	680	8662																
RXY_C	627	727	766	805	844	886	925	964	1003	1042	1084	1123	1162	1201	1240	1281	1320	1359
		1398	1437	1479	1518	1557	1596	1635	1677	1716	1755	1794	1833	1876	1915	1954	1993	2035
		2074	2113	2152	2191	2233	2272	2311	2350	2389	2430	2469	2508	2547	2586	2628	2667	2706
		2745	2784	2826	2865	2904	2943	2982	3025	3064	3103	3142	3184	3223	3262	3301	3340	3382
		3421	3460	3499	3538	3579	3618	3657	3696	3735	3777	3816	3855	3894	3933	3975	4014	4053
		4092	4131	4174	4213	4252	4291	4333	4372	4411	4450	4489	4531	4570	4609	4648	4687	4728
		4767	4806	4845	4884	4926	4965	5004	5043	5082	5124	5163	5202	5241	5280	5323	5362	5401
		5440	5481	5520	5559	5598	5637	5679	5718	5757	5796	5835	5878	5917	5956	5995	6037	6076
		6115	6154	6193	6235	6274	6313	6352	6391	6434	6473	6512	6551	6593	6632	6671	6710	6749
		6791	6830	6869	6908	6947	6990	7029	7068	7107	7149	7188	7227	7266	7305	7347	7386	7425
		7464	7503	7546	7585	7624	7663	7705	7744	7783	7822	7861	7903	7942	7981	8020	8059	8102
		8141	8180	8219	8261	8300	8339	8378	8417	8459	8498	8537	8576	8615				

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	30696	0000-77E7	0000-77E7
Region		30696	0000-77E7	0000-77E7
CSECT	MIE4TST	30696	0000-77E7	0000-77E7

STMT	FILE NAME
------	-----------

```
1 /devstor/sharedvfp/tests/mie4-03-IndexedAddress.asm
```

**** NO ERRORS FOUND ****