

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 * Zvector E6 instruction tests for VRR-k encoded:
				5 *
				6 * E64E VCVBQ - VECTOR CONVERT TO BINARY (128)
				7 *
				8 * and partial testing of
				9 *
				10 * E64A VCVDQ - VECTOR CONVERT TO DECIMAL (128)
				11 *
				12 * during cross check tests for VCVBQ
				13 *
				14 * James Wekel March 2026
				15 *****
				17 *****
				18 *
				19 * basic instruction tests
				20 *
				21 *****
				22 * This program tests proper functioning of the z/arch E6 VRR-k vector
				23 * convert to binary (128), VCVBQ, instruction.
				24 * Exceptions are not tested.
				25 *
				26 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				27 * obvious coding errors. None of the tests are thorough. They are
				28 * NOT designed to test all aspects of any of the instructions.
				29 *
				30 *****
				31 *
				32 * *Testcase zvector-e6-23-VCVBQ
				33 * *
				34 * * Zvector E6 instruction tests for VRR-k encoded:
				35 * *
				36 * * E64E VCVBQ - VECTOR CONVERT TO BINARY (128)
				37 * *
				38 * * # -----
				39 * * # This tests only the basic function of the instruction.
				40 * * # Exceptions are NOT tested.
				41 * * # -----
				42 * *
				43 * mainsize 2
				44 * numcpu 1
				45 * sysclear
				46 * archlvl z/Arch
				47 * *
				48 * loadcore "\${testpath}/zvector-e6-23-VCVBQ.core" 0x0
				49 * *
				50 * diag8cmd enable # (needed for messages to Hercules console)
				51 * runtest 5
				52 * diag8cmd disable # (reset back to default)
				53 * *
				54 * *Done
				55 *
				56 *****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				58 *****
				59 * FCHECK Macro - Is a Facility Bit set?
				60 *
				61 * If the facility bit is NOT set, an message is issued and
				62 * the test is skipped.
				63 *
				64 * Fcheck uses R0, R1 and R2
				65 *
				66 * eg. FCHECK 134,'vector-packed-decimal'
				67 *****
				68 MACRO
				69 FCHECK &BITNO,&NOTSETMSG
				70 .* &BITNO : facility bit number to check
				71 .* &NOTSETMSG : 'facility name'
				72 LCLA &FBBYTE Facility bit in Byte
				73 LCLA &FBBIT Facility bit within Byte
				74
				75 LCLA &L(8)
				76 &L(1) SetA 128,64,32,16,8,4,2,1 bit positions within byte
				77
				78 &FBBYTE SETA &BITNO/8
				79 &FBBIT SETA &L((&BITNO-(&FBBYTE*8))+1)
				80 .* MNOTE 0,'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				81
				82 B X&SYSNDX
				83 * Fcheck data area
				84 * skip messgae
				85 SKT&SYSNDX DC C' Skipping tests: '
				86 DC C&NOTSETMSG
				87 DC C' facility (bit &BITNO) is not installed.'
				88 SKL&SYSNDX EQU *-SKT&SYSNDX
				89 * facility bits
				90 DS FD gap
				91 FB&SYSNDX DS 4FD
				92 DS FD gap
				93 *
				94 X&SYSNDX EQU *
				95 LA R0,((X&SYSNDX-FB&SYSNDX)/8)-1
				96 STFLE FB&SYSNDX get facility bits
				97
				98 XGR R0,R0
				99 IC R0,FB&SYSNDX+&FBBYTE get fbit byte
				100 N R0,=F'&FBBIT' is bit set?
				101 BNZ XC&SYSNDX
				102 *
				103 * facility bit not set, issue message and exit
				104 *
				105 LA R0,SKL&SYSNDX message length
				106 LA R1,SKT&SYSNDX message address
				107 BAL R2,MSG
				108
				109 B EOJ
				110 XC&SYSNDX EQU *
				111 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
113				*****
114				* Instruction Macros
115				*****
116				*****
117				* (pending VCVBQ - VECTOR CONVERT TO BINARY (128)
118				* inclusion in SATK ASAM)
119				*
120				* VCVBQ Macro to help build VCVBQ instruction
121				* VCVBQ m3
122				*
123				* Note: v1 and v2 are fixed vector registers: v1 = 2; v2 = 2
124				* m3 can be specified in hex eg. x'0'
125				*****
126				MACRO
127				VCVBQ &M3
128	.*			&M3 - m3 for VCVBQ instruction
129		LCLA	&V2M3	
130	&M3ZZ	SETA	+(&M3*16)	
131				SPACE 1
132		DS	0H	E64E VCVBQ
133		DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
134		DC	X'22'	v2, v2
135		DC	X'00'	reserved
136		DC	HL1'&M3ZZ'	m3, reserved
137		DC	X'00'	reserved, RXB
138		DC	X'4E'	
139				SPACE 1
140				MEND
142				*****
143				* (pending VCVDQ - VECTOR CONVERT TO DECIMAL (128)
144				* inclusion in SATK ASAM)
145				*
146				* VCVDQ Macro to help build VCVDQ instruction
147				* VCVDQ &I3,&M4
148				*
149				* Note: v1 and v2 are fixed vector registers: v1=3, v2=2
150				* i3 must be specified in hex eg. x'0'
151				* m4 must be specified in hex eg. x'0'
152				*****
153				MACRO
154				VCVDQ &I3,&M4
155	.*			&I3 - i3 for VCVDQ instruction
156	.*			&M4 - M4 for VCVDQ instruction
157		LCLA	&I3M4	
158	&M4I3	SETA	+(&M4*4096)+(&I3*16)	
159				SPACE 1
160		DS	0H	E64A VCVDQ
161		DC	X'E6'	VECTOR CONVERT TO DECIMAL (128)
162		DC	X'32'	v3, v2
163		DC	X'00'	reserved
164		DC	HL2'&M4I3'	m4, i3, rXB
165		DC	X'4A'	
166				SPACE 1
167				MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				188	
				189	*****
				190	* The actual "ZVE6TST" program itself...
				191	*****
				192	*
				193	* Architecture Mode: z/Arch
				194	* Register Usage:
				195	*
				196	* R0 (work)
				197	* R1-4 (work)
				198	* R5 Testing control table - current test base
				199	* R6-R7 (work)
				200	* R8 First base register
				201	* R9 Second base register
				202	* R10 Third base register
				203	* R11 E6TEST call return
				204	* R12 E6TESTS register
				205	* R13 (work)
				206	* R14 Subroutine call
				207	* R15 Secondary Subroutine call or work
				208	*
				209	*****
00000200		00000200		211	USING BEGIN,R8 FIRST Base Register
00000200		00001200		212	USING BEGIN+4096,R9 SECOND Base Register
00000200		00002200		213	USING BEGIN+8192,R10 THIRD Base Register
				214	
00000200	0580			215	BEGIN BALR R8,0 Initalize FIRST base register
00000202	0680			216	BCTR R8,0 Initalize FIRST base register
00000204	0680			217	BCTR R8,0 Initalize FIRST base register
				218	
00000206	4190 8800		00000800	219	LA R9,2048(,R8) Initalize SECOND base register
0000020A	4190 9800		00000800	220	LA R9,2048(,R9) Initalize SECOND base register
				221	
0000020E	41A0 9800		00000800	222	LA R10,2048(,R9) Initalize THIRD base register
00000212	41A0 A800		00000800	223	LA R10,2048(,R10) Initalize THIRD base register
				224	
00000216	B600 837C		0000057C	225	STCTL R0,R0,CTLR0 Store CR0 to enable AFP
0000021A	9604 837D		0000057D	226	OI CTLR0+1,X'04' Turn on AFP bit
0000021E	9602 837D		0000057D	227	OI CTLR0+1,X'02' Turn on Vector bit
00000222	B700 837C		0000057C	228	LCTL R0,R0,CTLR0 Reload updated CR0

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT
					368 *****
					369 * result not as expected:
					370 * issue message with test number, instruction under test
					371 * and instruction m4
					372 *****
			000003F8	00000001	373 FAILMSG EQU *
000003F8	4820	5004		00000004	374 LH R2,TNUM get test number and convert
000003FC	4E20	8EB3		000010B3	375 CVD R2,DECNUM
00000400	D211	8E9D 8E87	0000109D	00001087	376 MVC PRT3,EDIT
00000406	DE11	8E9D 8EB3	0000109D	000010B3	377 ED PRT3,DECNUM
0000040C	D202	8E15 8EAA	00001015	000010AA	378 MVC PRTNUM(3),PRT3+13 fill in message with test #
					379
00000412	D207	8E30 5010	00001030	00000010	380 MVC PRTNAME,OPNAME fill in message with instruction
					381 *
00000418	B982	0022			382 XGR R2,R2
0000041C	4320	5008		00000008	383 IC R2,M3 get m3 and convert
00000420	4E20	8EB3		000010B3	384 CVD R2,DECNUM
00000424	D211	8E9D 8E87	0000109D	00001087	385 MVC PRT3,EDIT
0000042A	DE11	8E9D 8EB3	0000109D	000010B3	386 ED PRT3,DECNUM
00000430	D201	8E41 8EAB	00001041	000010AB	387 MVC PRTM3(2),PRT3+14 fill in message with m3 field
					388 *
00000436	4100	003C		0000003C	389 LA R0,PRTLNG message length
0000043A	4110	8E08		00001008	390 LA R1,PRTLINE messagfe address
0000043E	45F0	8260		00000460	391 BAL R15,RPTERROR
					393 *****
					394 * continue after a failed test
					395 *****
			00000442	00000001	396 FAILCONT EQU *
00000442	5800	83A0		000005A0	397 L R0,=F'1' set failed test indicator
00000446	5000	8E00		00001000	398 ST R0,FAILED
					399
0000044A	41C0	C004		00000004	400 LA R12,4(0,R12) next test address
0000044E	47F0	80E4		000002E4	401 B NEXTE6
					403 *****
					404 * end of testing; set ending psw
					405 *****
			00000452	00000001	406 ENDTEST EQU *
00000452	5810	8E00		00001000	407 L R1,FAILED did a test fail?
00000456	1211				408 LTR R1,R1
00000458	4780	8360		00000560	409 BZ EOJ No, exit
0000045C	47F0	8378		00000578	410 B FAILTEST Yes, exit with BAD PSW
					411

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				476 *****
				477 * Normal completion or Abnormal termination PSWs
				478 *****
00000550	00020001 80000000			480 EOJPSW DC 0D'0',X'0002000180000000',AD(0)
00000560	B2B2 8350		00000550	482 EOJ LPSWE EOJPSW Normal completion
00000568	00020001 80000000			484 FAILPSW DC 0D'0',X'0002000180000000',AD(X'BAD')
00000578	B2B2 8368		00000568	486 FAILTEST LPSWE FAILPSW Abnormal termination
				488 *****
				489 * Working Storage
				490 *****
0000057C	00000000			492 CTLR0 DS F CR0
00000580	00000000			493 DS F
00000584	00000000			494 FPCINIT DC XL4'00000000' FPC before test
00000588				496
00000588	E2D2C9D7 40E7C340			497 LTORG , Literals pool
00000590	40404040 40404040			498 =CL8'SKIP XC '
00000598	E5C3E5C2 D8404040			499 =CL8' '
000005A0	00000001			500 =CL8'VCVBQ '
000005A4	00002C0C			501 =F'1'
000005A8	0000			502 =A(E6TESTS)
000005AA	005F			503 =H'0'
000005AC	E2			504 =AL2(L'MSGMSG)
				505 =CL1'S'
				506
				507 * some constants
				508
	00000400 00000001			509 K EQU 1024 One KB
	00001000 00000001			510 PAGE EQU (4*K) Size of one page
	00010000 00000001			511 K64 EQU (64*K) 64 KB
	00100000 00000001			512 MB EQU (K*K) 1 MB
				513
				514
	AABBCCDD 00000001			515 REG2PATT EQU X'AABBCCDD' Polluted Register pattern

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				577 *****	
				578 * E6TEST DSECT	
				579 *****	
				581 E6TEST DSECT ,	
00000000	00000000			582 TSUB DC A(0)	pointer to test
00000004	0000			583 TNUM DC H'00'	Test Number
00000006	00			584 DC X'00'	
00000007	40			585 XCSKIP DC CL1' '	Y = skip cross check
00000008	00			586 M3 DC HL1'00'	m3 used
				587	
0000000C	00000000			588 V2ADDR DC A(0)	address of v2: 16-byte packed decimal
00000010	40404040	40404040		589 OPNAME DC CL8' '	E6 name
00000018	00000000			590 RELEN DC A(0)	result length
0000001C	00000000			591 READDR DC A(0)	expected result address
00000020	00000000	00000000		592 DS FD	gap
00000028	00000000	00000000		593 V1OUTPUT DS XL16	V1 Output
00000038	00000000	00000000		594 DS FD	gap
00000040	40404040	40404040		595 SKIPXC DC CL8' '	was cross check skipped?
00000048	00000000	00000000		596 DS FD	gap
00000050	00000000	00000000		597 XCOUTPUT DS XL16	Cross check Output
00000060	00000000	00000000		598 DS XL16	
00000070	00000000	00000000		599 DS FD	gap
00000078	00000000			600 WK1 DS F	
0000007C				601 DS 0F	
				602 **	
				603 * test routine will be here (from VRR-k macro)	
00001104		00000000	00002CAB	605 ZVE6TST CSECT ,	
				606 DS 0F	
				608	
				609 *	
				610 * macro to generate individual test	
				611 *	
				612 MACRO	
				613 VRR_K &INST,&M3,&SKIP	
				614 .*	&INST - VRR-k instruction under test
				615 .*	&m3 - m3 field
				616 .*	&SKIP - S = skip cross check
				617 GBLA &TNUM	
				618 &TNUM SETA &TNUM+1	
				619	
				620 DS 0FD	
				621 USING *,R5	base for test data and test routine
				622	
				623 T&TNUM DC A(X&TNUM)	address of test routine
				624 DC H'&TNUM'	test number
				625 DC X'00'	
				626 DC CL1'&SKIP'	Y = skip cross check
				627 DC &M3	m3
				628 V2_&TNUM DC A(RE&TNUM+16)	address of v2: 16-byte packed decimal
				629 DC CL8'&INST'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				630	DC	A(16)	result length
				631	DC	A(RE&TNUM)	address of expected resul
				632	DS	FD	gap
				633	V10&TNUM DS	XL16	V1 output
				634	DS	FD	gap
				635	DC	CL8' '	was cross check skipped?
				636	DS	FD	gap
				637	XCO&TNUM DS	XL16	Cross check Output
				638	DS	XL16	
				639	DS	FD	gap
				640	DS	F	
				641	. *		
				642	*		
				643	X&TNUM DS	0F	
				644			
				645	VL	V1,V1FUDGE	
				646			
				647	LGF	R2,V2_&TNUM	get v2 address
				648	VL	V2,0(R2)	
				649			
				650	&INST &M3		test instruction (dest is source)
				651			
				652	VST	V2,V10&TNUM	save instruction result
				653	BR	R11	return
				654			
				655	RE&TNUM DS	0F	expected 16 byte result
				656	DROP	R5	
				657			
				658	MEND		
				660	*		
				661	* macro to generate table of pointers to individual tests		
				662	*		
				663	MACRO		
				664	PTTABLE		
				665	GBLA &TNUM		
				666	LCLA &CUR		
				667	&CUR SETA 1		
				668	. *		
				669	TTABLE DS	0F	
				670	. LOOP ANOP		
				671	. *		
				672	DC	A(T&CUR)	TEST &CUR
				673	. *		
				674	&CUR SETA &CUR+1		
				675	AIF (&CUR LE &TNUM). LOOP		
				676	*		
				677	DC	A(0)	END OF TABLE
				678	DC	A(0)	
				679	. *		
				680	MEND		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				682 *****	
				683 * E6 VRR-k tests	
				684 *****	
				685 PRINT DATA	
				686 *	
				687 * E64E VCVBQ - VECTOR CONVERT TO BINARY (128)	
				688 *	
				689 *-----	
				690 * VRR-k instruction, m3, SKIP (Skip cross check if "S")	
				691 * followed by	
				692 * v1 - 16 byte expected result	
				693 * v2 - 16 byte packed decimal source vector	
				694 *-----	
				695 * VCVBQ - VECTOR CONVERT TO BINARY (128)	
				696 *-----	
				697 * M3: 0 (p2 = 0, lb = 0)	
				698 *	
00001108				699 VRR_K VCVBQ,X'0',N	
00001108		00001108		700+ DS 0FD	
00001108	00001184			701+ USING *,R5	base for test data and test routine
0000110C	0001			702+T1 DC A(X1)	address of test routine
0000110E	00			703+ DC H'1'	test number
0000110F	D5			704+ DC X'00'	
00001110	00			705+ DC CL1'N'	Y = skip cross check
00001114	000011B4			706+ DC X'0'	m3
00001118	E5C3E5C2 D8404040			707+V2_1 DC A(RE1+16)	address of v2: 16-byte packed decimal
00001120	00000010			708+ DC CL8'VCVBQ'	instruction name
00001124	000011A4			709+ DC A(16)	result length
00001128	00000000 00000000			710+ DC A(RE1)	address of expected resul
00001130	00000000 00000000			711+ DS FD	gap
00001138	00000000 00000000			712+V101 DS XL16	V1 output
00001140	00000000 00000000				
00001148	40404040 40404040			713+ DS FD	gap
00001150	00000000 00000000			714+ DC CL8' '	was cross check skipped?
00001158	00000000 00000000			715+ DS FD	gap
00001160	00000000 00000000			716+XC01 DS XL16	Cross check Output
00001168	00000000 00000000			717+ DS XL16	
00001170	00000000 00000000				
00001178	00000000 00000000			718+ DS FD	gap
00001180	00000000			719+ DS F	
				720+*	
00001184				721+X1 DS 0F	
00001184	E710 8ED3 0006		000010D3	722+ VL V1,V1FUDGE	
0000118A	E320 500C 0014		00001114	723+ LGF R2,V2_1	get v2 address
00001190	E722 0000 0006		00000000	724+ VL V2,0(R2)	
00001196				727+ DS 0H	E64E VCVBQ
00001196	E6			728+ DC X'E6'	- VECTOR CONVERT TO BINARY (128)
00001197	22			729+ DC X'22'	v2, v2
00001198	00			730+ DC X'00'	reserved
00001199	00			731+ DC HL1'0'	m3, reserved
0000119A	00			732+ DC X'00'	reserved, RXB
0000119B	4E			733+ DC X'4E'	
0000119C	E720 5028 000E		00001130	735+ VST V2,V101	save instruction result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000011A2	07FB			736+	BR	R11	return
000011A4				737+RE1	DS	0F	expected 16 byte result
000011A4				738+	DROP	R5	
000011A4	00000000 00000000			739	DC	XL16'0000000000000000 0000000000000000'	v1
000011AC	00000000 00000000						
000011B4	00000000 00000000			740	DC	XL16'0000000000000000 000000000000000C'	v2
000011BC	00000000 0000000C						
				741			
				742	VRR_K	VCVBQ,X'0',N	
000011C8				743+	DS	0FD	
000011C8		000011C8		744+	USING	*,R5	base for test data and test routine
000011C8	00001244			745+T2	DC	A(X2)	address of test routine
000011CC	0002			746+	DC	H'2'	test number
000011CE	00			747+	DC	X'00'	
000011CF	D5			748+	DC	CL1'N'	Y = skip cross check
000011D0	00			749+	DC	X'0'	m3
000011D4	00001274			750+V2_2	DC	A(RE2+16)	address of v2: 16-byte packed decimal
000011D8	E5C3E5C2 D8404040			751+	DC	CL8'VCVBQ'	instruction name
000011E0	00000010			752+	DC	A(16)	result length
000011E4	00001264			753+	DC	A(RE2)	address of expected resul
000011E8	00000000 00000000			754+	DS	FD	gap
000011F0	00000000 00000000			755+V102	DS	XL16	V1 output
000011F8	00000000 00000000						
00001200	00000000 00000000			756+	DS	FD	gap
00001208	40404040 40404040			757+	DC	CL8' '	was cross check skipped?
00001210	00000000 00000000			758+	DS	FD	gap
00001218	00000000 00000000			759+XC02	DS	XL16	Cross check Output
00001220	00000000 00000000						
00001228	00000000 00000000			760+	DS	XL16	
00001230	00000000 00000000						
00001238	00000000 00000000			761+	DS	FD	gap
00001240	00000000			762+	DS	F	
				763+*			
00001244				764+X2	DS	0F	
00001244	E710 8ED3 0006		000010D3	765+	VL	V1,V1FUDGE	
0000124A	E320 500C 0014		000011D4	766+	LGF	R2,V2_2	get v2 address
00001250	E722 0000 0006		00000000	767+	VL	V2,0(R2)	
00001256				770+	DS	0H	E64E VCVBQ
00001256	E6			771+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001257	22			772+	DC	X'22'	v2, v2
00001258	00			773+	DC	X'00'	reserved
00001259	00			774+	DC	HL1'0'	m3, reserved
0000125A	00			775+	DC	X'00'	reserved, RXB
0000125B	4E			776+	DC	X'4E'	
0000125C	E720 5028 000E		000011F0	778+	VST	V2,V102	save instruction result
00001262	07FB			779+	BR	R11	return
00001264				780+RE2	DS	0F	expected 16 byte result
00001264				781+	DROP	R5	
00001264	00000000 00000000			782	DC	XL16'0000000000000000 0000000000000001'	v1
0000126C	00000000 00000001						
00001274	00000000 00000000			783	DC	XL16'0000000000000000 000000000000001C'	v2
0000127C	00000000 0000001C						
				784			
				785	VRR_K	VCVBQ,X'0',N	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001288				786+	DS	0FD	
00001288		00001288		787+	USING	*,R5	base for test data and test routine
00001288	00001304			788+T3	DC	A(X3)	address of test routine
0000128C	0003			789+	DC	H'3'	test number
0000128E	00			790+	DC	X'00'	
0000128F	D5			791+	DC	CL1'N'	Y = skip cross check
00001290	00			792+	DC	X'0'	m3
00001294	00001334			793+V2_3	DC	A(RE3+16)	address of v2: 16-byte packed decimal
00001298	E5C3E5C2 D8404040			794+	DC	CL8'VCVBQ'	instruction name
000012A0	00000010			795+	DC	A(16)	result length
000012A4	00001324			796+	DC	A(RE3)	address of expected resul
000012A8	00000000 00000000			797+	DS	FD	gap
000012B0	00000000 00000000			798+V103	DS	XL16	V1 output
000012B8	00000000 00000000						
000012C0	00000000 00000000			799+	DS	FD	gap
000012C8	40404040 40404040			800+	DC	CL8' '	was cross check skipped?
000012D0	00000000 00000000			801+	DS	FD	gap
000012D8	00000000 00000000			802+XC03	DS	XL16	Cross check Output
000012E0	00000000 00000000						
000012E8	00000000 00000000			803+	DS	XL16	
000012F0	00000000 00000000						
000012F8	00000000 00000000			804+	DS	FD	gap
00001300	00000000			805+	DS	F	
				806+*			
00001304				807+X3	DS	0F	
00001304	E710 8ED3 0006		000010D3	808+	VL	V1,V1FUDGE	
0000130A	E320 500C 0014		00001294	809+	LGF	R2,V2_3	get v2 address
00001310	E722 0000 0006		00000000	810+	VL	V2,0(R2)	
00001316				813+	DS	0H	E64E VCVBQ
00001316	E6			814+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001317	22			815+	DC	X'22'	v2, v2
00001318	00			816+	DC	X'00'	reserved
00001319	00			817+	DC	HL1'0'	m3, reserved
0000131A	00			818+	DC	X'00'	reserved, RXB
0000131B	4E			819+	DC	X'4E'	
0000131C	E720 5028 000E		000012B0	821+	VST	V2,V103	save instruction result
00001322	07FB			822+	BR	R11	return
00001324				823+RE3	DS	0F	expected 16 byte result
00001324				824+	DROP	R5	
00001324	FFFFFFFF FFFFFFFF			825	DC	XL16'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF'	v1
0000132C	FFFFFFFF FFFFFFFF						
00001334	00000000 00000000			826	DC	XL16'0000000000000000 000000000000001D'	v2
0000133C	00000000 0000001D						
				827			
				828	VRR_K	VCVBQ,X'0',N	
00001348				829+	DS	0FD	
00001348		00001348		830+	USING	*,R5	base for test data and test routine
00001348	000013C4			831+T4	DC	A(X4)	address of test routine
0000134C	0004			832+	DC	H'4'	test number
0000134E	00			833+	DC	X'00'	
0000134F	D5			834+	DC	CL1'N'	Y = skip cross check
00001350	00			835+	DC	X'0'	m3
00001354	000013F4			836+V2_4	DC	A(RE4+16)	address of v2: 16-byte packed decimal
00001358	E5C3E5C2 D8404040			837+	DC	CL8'VCVBQ'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001360	00000010			838+	DC	A(16)	result length
00001364	000013E4			839+	DC	A(RE4)	address of expected resul
00001368	00000000 00000000			840+	DS	FD	gap
00001370	00000000 00000000			841+V104	DS	XL16	V1 output
00001378	00000000 00000000						
00001380	00000000 00000000			842+	DS	FD	gap
00001388	40404040 40404040			843+	DC	CL8' '	was cross check skipped?
00001390	00000000 00000000			844+	DS	FD	gap
00001398	00000000 00000000			845+XC04	DS	XL16	Cross check Output
000013A0	00000000 00000000						
000013A8	00000000 00000000			846+	DS	XL16	
000013B0	00000000 00000000						
000013B8	00000000 00000000			847+	DS	FD	gap
000013C0	00000000			848+	DS	F	
				849+*			
000013C4				850+X4	DS	0F	
000013C4	E710 8ED3 0006		000010D3	851+	VL	V1,V1FUDGE	
000013CA	E320 500C 0014		00001354	852+	LGF	R2,V2_4	get v2 address
000013D0	E722 0000 0006		00000000	853+	VL	V2,0(R2)	
000013D6				856+	DS	0H	E64E VCVBQ
000013D6	E6			857+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
000013D7	22			858+	DC	X'22'	v2, v2
000013D8	00			859+	DC	X'00'	reserved
000013D9	00			860+	DC	HL1'0'	m3, reserved
000013DA	00			861+	DC	X'00'	reserved, RXB
000013DB	4E			862+	DC	X'4E'	
000013DC	E720 5028 000E		00001370	864+	VST	V2,V104	save instruction result
000013E2	07FB			865+	BR	R11	return
000013E4				866+RE4	DS	0F	expected 16 byte result
000013E4				867+	DROP	R5	
000013E4	00000000 00000000			868	DC	XL16'0000000000000000 7FFFFFFFFFFFFFFF'	v1
000013EC	7FFFFFFFF FFFFFFFF						
000013F4	00000000 00009223			869	DC	XL16'0000000000009223 372036854775807C'	v2
000013FC	37203685 4775807C						
				870			
				871	VRR_K	VCVBQ,X'0',N	
00001408				872+	DS	0FD	
00001408		00001408		873+	USING	*,R5	base for test data and test routine
00001408	00001484			874+T5	DC	A(X5)	address of test routine
0000140C	0005			875+	DC	H'5'	test number
0000140E	00			876+	DC	X'00'	
0000140F	D5			877+	DC	CL1'N'	Y = skip cross check
00001410	00			878+	DC	X'0'	m3
00001414	000014B4			879+V2_5	DC	A(RE5+16)	address of v2: 16-byte packed decimal
00001418	E5C3E5C2 D8404040			880+	DC	CL8'VCVBQ'	instruction name
00001420	00000010			881+	DC	A(16)	result length
00001424	000014A4			882+	DC	A(RE5)	address of expected resul
00001428	00000000 00000000			883+	DS	FD	gap
00001430	00000000 00000000			884+V105	DS	XL16	V1 output
00001438	00000000 00000000						
00001440	00000000 00000000			885+	DS	FD	gap
00001448	40404040 40404040			886+	DC	CL8' '	was cross check skipped?
00001450	00000000 00000000			887+	DS	FD	gap
00001458	00000000 00000000			888+XC05	DS	XL16	Cross check Output

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001460	00000000 00000000						
00001468	00000000 00000000			889+	DS	XL16	
00001470	00000000 00000000						
00001478	00000000 00000000			890+	DS	FD	gap
00001480	00000000			891+	DS	F	
				892+*			
00001484				893+X5	DS	0F	
00001484	E710 8ED3 0006		000010D3	894+	VL	V1,V1FUDGE	
0000148A	E320 500C 0014		00001414	895+	LGF	R2,V2_5	get v2 address
00001490	E722 0000 0006		00000000	896+	VL	V2,0(R2)	
00001496				899+	DS	0H	E64E VCVBQ
00001496	E6			900+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001497	22			901+	DC	X'22'	v2, v2
00001498	00			902+	DC	X'00'	reserved
00001499	00			903+	DC	HL1'0'	m3, reserved
0000149A	00			904+	DC	X'00'	reserved, RXB
0000149B	4E			905+	DC	X'4E'	
0000149C	E720 5028 000E		00001430	907+	VST	V2,V105	save instruction result
000014A2	07FB			908+	BR	R11	return
000014A4				909+RE5	DS	0F	expected 16 byte result
000014A4				910+	DROP	R5	
000014A4	FFFFFFFF FFFFFFFF			911	DC	XL16'FFFFFFFFFFFFFFFF 8000000000000001'	v1
000014AC	80000000 00000001						
000014B4	00000000 00009223			912	DC	XL16'00000000000009223 372036854775807D'	v2
000014BC	37203685 4775807D						
				913			
				914	VRR_K	VCVBQ,X'0',N	
000014C8				915+	DS	0FD	
000014C8		000014C8		916+	USING	*,R5	base for test data and test routine
000014C8	00001544			917+T6	DC	A(X6)	address of test routine
000014CC	0006			918+	DC	H'6'	test number
000014CE	00			919+	DC	X'00'	
000014CF	D5			920+	DC	CL1'N'	Y = skip cross check
000014D0	00			921+	DC	X'0'	m3
000014D4	00001574			922+V2_6	DC	A(RE6+16)	address of v2: 16-byte packed decimal
000014D8	E5C3E5C2 D8404040			923+	DC	CL8'VCVBQ'	instruction name
000014E0	00000010			924+	DC	A(16)	result length
000014E4	00001564			925+	DC	A(RE6)	address of expected resul
000014E8	00000000 00000000			926+	DS	FD	gap
000014F0	00000000 00000000			927+V106	DS	XL16	V1 output
000014F8	00000000 00000000						
00001500	00000000 00000000			928+	DS	FD	gap
00001508	40404040 40404040			929+	DC	CL8' '	was cross check skipped?
00001510	00000000 00000000			930+	DS	FD	gap
00001518	00000000 00000000			931+XC06	DS	XL16	Cross check Output
00001520	00000000 00000000						
00001528	00000000 00000000			932+	DS	XL16	
00001530	00000000 00000000						
00001538	00000000 00000000			933+	DS	FD	gap
00001540	00000000			934+	DS	F	
				935+*			
00001544				936+X6	DS	0F	
00001544	E710 8ED3 0006		000010D3	937+	VL	V1,V1FUDGE	
0000154A	E320 500C 0014		000014D4	938+	LGF	R2,V2_6	get v2 address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001550	E722 0000 0006		00000000	939+	VL	V2,0(R2)	
00001556				942+	DS	0H	E64E VCVBQ
00001556	E6			943+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001557	22			944+	DC	X'22'	v2, v2
00001558	00			945+	DC	X'00'	reserved
00001559	00			946+	DC	HL1'0'	m3, reserved
0000155A	00			947+	DC	X'00'	reserved, RXB
0000155B	4E			948+	DC	X'4E'	
0000155C	E720 5028 000E		000014F0	950+	VST	V2,V106	save instruction result
00001562	07FB			951+	BR	R11	return
00001564				952+RE6	DS	0F	expected 16 byte result
00001564				953+	DROP	R5	
00001564	0000007E 37BE2022			954	DC	XL16'0000007E37BE2022 C0914B267FFFFFFF'	v1
0000156C	C0914B26 7FFFFFFF						
00001574	99999999 99999999			955	DC	XL16'9999999999999999 999999999999999C'	v2
0000157C	99999999 9999999C						
				956			
				957	VRR_K	VCVBQ,X'0',N	
00001588				958+	DS	0FD	
00001588		00001588		959+	USING	*,R5	base for test data and test routine
00001588	00001604			960+T7	DC	A(X7)	address of test routine
0000158C	0007			961+	DC	H'7'	test number
0000158E	00			962+	DC	X'00'	
0000158F	D5			963+	DC	CL1'N'	Y = skip cross check
00001590	00			964+	DC	X'0'	m3
00001594	00001634			965+V2_7	DC	A(RE7+16)	address of v2: 16-byte packed decimal
00001598	E5C3E5C2 D8404040			966+	DC	CL8'VCVBQ'	instruction name
000015A0	00000010			967+	DC	A(16)	result length
000015A4	00001624			968+	DC	A(RE7)	address of expected resul
000015A8	00000000 00000000			969+	DS	FD	gap
000015B0	00000000 00000000			970+V107	DS	XL16	V1 output
000015B8	00000000 00000000						
000015C0	00000000 00000000			971+	DS	FD	gap
000015C8	40404040 40404040			972+	DC	CL8' '	was cross check skipped?
000015D0	00000000 00000000			973+	DS	FD	gap
000015D8	00000000 00000000			974+XC07	DS	XL16	Cross check Output
000015E0	00000000 00000000						
000015E8	00000000 00000000			975+	DS	XL16	
000015F0	00000000 00000000						
000015F8	00000000 00000000			976+	DS	FD	gap
00001600	00000000			977+	DS	F	
				978+*			
00001604				979+X7	DS	0F	
00001604	E710 8ED3 0006		000010D3	980+	VL	V1,V1FUDGE	
0000160A	E320 500C 0014		00001594	981+	LGF	R2,V2_7	get v2 address
00001610	E722 0000 0006		00000000	982+	VL	V2,0(R2)	
00001616				985+	DS	0H	E64E VCVBQ
00001616	E6			986+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001617	22			987+	DC	X'22'	v2, v2
00001618	00			988+	DC	X'00'	reserved
00001619	00			989+	DC	HL1'0'	m3, reserved
0000161A	00			990+	DC	X'00'	reserved, RXB
0000161B	4E			991+	DC	X'4E'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000161C	E720 5028 000E		000015B0	993+	VST	V2,V107	save instruction result
00001622	07FB			994+	BR	R11	return
00001624				995+RE7	DS	0F	expected 16 byte result
00001624				996+	DROP	R5	
00001624	FFFFFF81 C841DFDD			997	DC	XL16'FFFFFF81C841DFDD 3F6EB4D980000001'	v1
0000162C	3F6EB4D9 80000001						
00001634	99999999 99999999			998	DC	XL16'9999999999999999 999999999999999D'	v2
0000163C	99999999 9999999D						
				999			
				1000 *			
				1001 *	M3: 2	(p2 = 0, lb = 1)	
				1002 *			
				1003	VRR_K	VCVBQ,X'2',N	
00001648				1004+	DS	0FD	
00001648		00001648		1005+	USING	*,R5	base for test data and test routine
00001648	000016C4			1006+T8	DC	A(X8)	address of test routine
0000164C	0008			1007+	DC	H'8'	test number
0000164E	00			1008+	DC	X'00'	
0000164F	D5			1009+	DC	CL1'N'	Y = skip cross check
00001650	02			1010+	DC	X'2'	m3
00001654	000016F4			1011+V2_8	DC	A(RE8+16)	address of v2: 16-byte packed decimal
00001658	E5C3E5C2 D8404040			1012+	DC	CL8'VCVBQ'	instruction name
00001660	00000010			1013+	DC	A(16)	result length
00001664	000016E4			1014+	DC	A(RE8)	address of expected resul
00001668	00000000 00000000			1015+	DS	FD	gap
00001670	00000000 00000000			1016+V108	DS	XL16	V1 output
00001678	00000000 00000000						
00001680	00000000 00000000			1017+	DS	FD	gap
00001688	40404040 40404040			1018+	DC	CL8' '	was cross check skipped?
00001690	00000000 00000000			1019+	DS	FD	gap
00001698	00000000 00000000			1020+XC08	DS	XL16	Cross check Output
000016A0	00000000 00000000						
000016A8	00000000 00000000			1021+	DS	XL16	
000016B0	00000000 00000000						
000016B8	00000000 00000000			1022+	DS	FD	gap
000016C0	00000000			1023+	DS	F	
				1024+*			
000016C4				1025+X8	DS	0F	
000016C4	E710 8ED3 0006		000010D3	1026+	VL	V1,V1FUDGE	
000016CA	E320 500C 0014		00001654	1027+	LGF	R2,V2_8	get v2 address
000016D0	E722 0000 0006		00000000	1028+	VL	V2,0(R2)	
000016D6				1031+	DS	0H	E64E VCVBQ
000016D6	E6			1032+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
000016D7	22			1033+	DC	X'22'	v2, v2
000016D8	00			1034+	DC	X'00'	reserved
000016D9	20			1035+	DC	HL1'32'	m3, reserved
000016DA	00			1036+	DC	X'00'	reserved, RXB
000016DB	4E			1037+	DC	X'4E'	
000016DC	E720 5028 000E		00001670	1039+	VST	V2,V108	save instruction result
000016E2	07FB			1040+	BR	R11	return
000016E4				1041+RE8	DS	0F	expected 16 byte result
000016E4				1042+	DROP	R5	
000016E4	00000000 00000000			1043	DC	XL16'0000000000000000 0000000000000000'	v1

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000016EC	00000000 00000000						
000016F4	00000000 00000000			1044	DC	XL16'0000000000000000 0000000000000000C'	v2
000016FC	00000000 0000000C						
				1045			
				1046	VRR_K	VCVBQ,X'2',N	
00001708				1047+	DS	0FD	
00001708		00001708		1048+	USING	*,R5	base for test data and test routine
00001708	00001784			1049+T9	DC	A(X9)	address of test routine
0000170C	0009			1050+	DC	H'9'	test number
0000170E	00			1051+	DC	X'00'	
0000170F	D5			1052+	DC	CL1'N'	Y = skip cross check
00001710	02			1053+	DC	X'2'	m3
00001714	000017B4			1054+V2_9	DC	A(RE9+16)	address of v2: 16-byte packed decimal
00001718	E5C3E5C2 D8404040			1055+	DC	CL8'VCVBQ'	instruction name
00001720	00000010			1056+	DC	A(16)	result length
00001724	000017A4			1057+	DC	A(RE9)	address of expected resul
00001728	00000000 00000000			1058+	DS	FD	gap
00001730	00000000 00000000			1059+V109	DS	XL16	V1 output
00001738	00000000 00000000						
00001740	00000000 00000000			1060+	DS	FD	gap
00001748	40404040 40404040			1061+	DC	CL8' '	was cross check skipped?
00001750	00000000 00000000			1062+	DS	FD	gap
00001758	00000000 00000000			1063+XC09	DS	XL16	Cross check Output
00001760	00000000 00000000						
00001768	00000000 00000000			1064+	DS	XL16	
00001770	00000000 00000000						
00001778	00000000 00000000			1065+	DS	FD	gap
00001780	00000000			1066+	DS	F	
				1067+*			
00001784				1068+X9	DS	0F	
00001784	E710 8ED3 0006		000010D3	1069+	VL	V1,V1FUDGE	
0000178A	E320 500C 0014		00001714	1070+	LGF	R2,V2_9	get v2 address
00001790	E722 0000 0006		00000000	1071+	VL	V2,0(R2)	
00001796				1074+	DS	0H	E64E VCVBQ
00001796	E6			1075+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001797	22			1076+	DC	X'22'	v2, v2
00001798	00			1077+	DC	X'00'	reserved
00001799	20			1078+	DC	HL1'32'	m3, reserved
0000179A	00			1079+	DC	X'00'	reserved, RXB
0000179B	4E			1080+	DC	X'4E'	
0000179C	E720 5028 000E		00001730	1082+	VST	V2,V109	save instruction result
000017A2	07FB			1083+	BR	R11	return
000017A4				1084+RE9	DS	0F	expected 16 byte result
000017A4				1085+	DROP	R5	
000017A4	00000000 00000000			1086	DC	XL16'0000000000000000 0000000000000001'	v1
000017AC	00000000 00000001						
000017B4	00000000 00000000			1087	DC	XL16'0000000000000000 000000000000001C'	v2
000017BC	00000000 0000001C						
				1088			
				1089	VRR_K	VCVBQ,X'2',S	SKIP CROSS CHECK
000017C8				1090+	DS	0FD	
000017C8		000017C8		1091+	USING	*,R5	base for test data and test routine
000017C8	00001844			1092+T10	DC	A(X10)	address of test routine
000017CC	000A			1093+	DC	H'10'	test number

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000017CE	00			1094+	DC	X'00'	
000017CF	E2			1095+	DC	CL1'S'	Y = skip cross check
000017D0	02			1096+	DC	X'2'	m3
000017D4	00001874			1097+V2_10	DC	A(RE10+16)	address of v2: 16-byte packed decimal
000017D8	E5C3E5C2 D8404040			1098+	DC	CL8'VCVBQ'	instruction name
000017E0	00000010			1099+	DC	A(16)	result length
000017E4	00001864			1100+	DC	A(RE10)	address of expected resul
000017E8	00000000 00000000			1101+	DS	FD	gap
000017F0	00000000 00000000			1102+V1010	DS	XL16	V1 output
000017F8	00000000 00000000						
00001800	00000000 00000000			1103+	DS	FD	gap
00001808	40404040 40404040			1104+	DC	CL8' '	was cross check skipped?
00001810	00000000 00000000			1105+	DS	FD	gap
00001818	00000000 00000000			1106+XC010	DS	XL16	Cross check Output
00001820	00000000 00000000						
00001828	00000000 00000000			1107+	DS	XL16	
00001830	00000000 00000000						
00001838	00000000 00000000			1108+	DS	FD	gap
00001840	00000000			1109+	DS	F	
				1110+*			
00001844				1111+X10	DS	0F	
00001844	E710 8ED3 0006		000010D3	1112+	VL	V1,V1FUDGE	
0000184A	E320 500C 0014		000017D4	1113+	LGF	R2,V2_10	get v2 address
00001850	E722 0000 0006		00000000	1114+	VL	V2,0(R2)	
00001856				1117+	DS	0H	E64E VCVBQ
00001856	E6			1118+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001857	22			1119+	DC	X'22'	v2, v2
00001858	00			1120+	DC	X'00'	reserved
00001859	20			1121+	DC	HL1'32'	m3, reserved
0000185A	00			1122+	DC	X'00'	reserved, RXB
0000185B	4E			1123+	DC	X'4E'	
0000185C	E720 5028 000E		000017F0	1125+	VST	V2,V1010	save instruction result
00001862	07FB			1126+	BR	R11	return
00001864				1127+RE10	DS	0F	expected 16 byte result
00001864				1128+	DROP	R5	
00001864	00000000 00000000			1129	DC	XL16'0000000000000000 0000000000000001'	v1
0000186C	00000000 00000001						
00001874	00000000 00000000			1130	DC	XL16'0000000000000000 000000000000001D'	v2
0000187C	00000000 0000001D						
				1131			
				1132	VRR_K	VCVBQ,X'2',N	
00001888				1133+	DS	0FD	
00001888		00001888		1134+	USING	*,R5	base for test data and test routine
00001888	00001904			1135+T11	DC	A(X11)	address of test routine
0000188C	000B			1136+	DC	H'11'	test number
0000188E	00			1137+	DC	X'00'	
0000188F	D5			1138+	DC	CL1'N'	Y = skip cross check
00001890	02			1139+	DC	X'2'	m3
00001894	00001934			1140+V2_11	DC	A(RE11+16)	address of v2: 16-byte packed decimal
00001898	E5C3E5C2 D8404040			1141+	DC	CL8'VCVBQ'	instruction name
000018A0	00000010			1142+	DC	A(16)	result length
000018A4	00001924			1143+	DC	A(RE11)	address of expected resul
000018A8	00000000 00000000			1144+	DS	FD	gap
000018B0	00000000 00000000			1145+V1011	DS	XL16	V1 output

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000018B8	00000000	00000000						
000018C0	00000000	00000000		1146+	DS	FD	gap	
000018C8	40404040	40404040		1147+	DC	CL8' '	was cross check skipped?	
000018D0	00000000	00000000		1148+	DS	FD	gap	
000018D8	00000000	00000000		1149+XC011	DS	XL16	Cross check Output	
000018E0	00000000	00000000						
000018E8	00000000	00000000		1150+	DS	XL16		
000018F0	00000000	00000000						
000018F8	00000000	00000000		1151+	DS	FD	gap	
00001900	00000000			1152+	DS	F		
				1153+*				
00001904				1154+X11	DS	0F		
00001904	E710 8ED3 0006		000010D3	1155+	VL	V1,V1FUDGE		
0000190A	E320 500C 0014		00001894	1156+	LGF	R2,V2_11	get v2 address	
00001910	E722 0000 0006		00000000	1157+	VL	V2,0(R2)		
00001916				1160+	DS	0H	E64E VCVBQ	
00001916	E6			1161+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)	
00001917	22			1162+	DC	X'22'	v2, v2	
00001918	00			1163+	DC	X'00'	reserved	
00001919	20			1164+	DC	HL1'32'	m3, reserved	
0000191A	00			1165+	DC	X'00'	reserved, RXB	
0000191B	4E			1166+	DC	X'4E'		
0000191C	E720 5028 000E		000018B0	1168+	VST	V2,V1011	save instruction result	
00001922	07FB			1169+	BR	R11	return	
00001924				1170+RE11	DS	0F	expected 16 byte result	
00001924				1171+	DROP	R5		
00001924	00000000 00000000			1172	DC	XL16'0000000000000000 7FFFFFFFFFFFFFFF'	v1	
0000192C	7FFFFFFFF FFFFFFFF							
00001934	00000000 00009223			1173	DC	XL16'0000000000009223 372036854775807C'	v2	
0000193C	37203685 4775807C							
				1174				
				1175	VRR_K	VCVBQ,X'2',S	SKIP CROSS CHECK	
00001948				1176+	DS	0FD		
00001948		00001948		1177+	USING	*,R5	base for test data and test routine	
00001948	000019C4			1178+T12	DC	A(X12)	address of test routine	
0000194C	000C			1179+	DC	H'12'	test number	
0000194E	00			1180+	DC	X'00'		
0000194F	E2			1181+	DC	CL1'S'	Y = skip cross check	
00001950	02			1182+	DC	X'2'	m3	
00001954	000019F4			1183+V2_12	DC	A(RE12+16)	address of v2: 16-byte packed decimal	
00001958	E5C3E5C2 D8404040			1184+	DC	CL8'VCVBQ'	instruction name	
00001960	00000010			1185+	DC	A(16)	result length	
00001964	000019E4			1186+	DC	A(RE12)	address of expected resul	
00001968	00000000 00000000			1187+	DS	FD	gap	
00001970	00000000 00000000			1188+V1012	DS	XL16	V1 output	
00001978	00000000 00000000							
00001980	00000000 00000000			1189+	DS	FD	gap	
00001988	40404040 40404040			1190+	DC	CL8' '	was cross check skipped?	
00001990	00000000 00000000			1191+	DS	FD	gap	
00001998	00000000 00000000			1192+XC012	DS	XL16	Cross check Output	
000019A0	00000000 00000000							
000019A8	00000000 00000000			1193+	DS	XL16		
000019B0	00000000 00000000							
000019B8	00000000 00000000			1194+	DS	FD	gap	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000019C0	00000000			1195+ 1196+*	DS	F	
000019C4				1197+X12	DS	0F	
000019C4	E710 8ED3 0006		000010D3	1198+	VL	V1,V1FUDGE	
000019CA	E320 500C 0014		00001954	1199+	LGF	R2,V2_12	get v2 address
000019D0	E722 0000 0006		00000000	1200+	VL	V2,0(R2)	
000019D6				1203+	DS	0H	E64E VCVBQ
000019D6	E6			1204+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
000019D7	22			1205+	DC	X'22'	v2, v2
000019D8	00			1206+	DC	X'00'	reserved
000019D9	20			1207+	DC	HL1'32'	m3, reserved
000019DA	00			1208+	DC	X'00'	reserved, RXB
000019DB	4E			1209+	DC	X'4E'	
000019DC	E720 5028 000E		00001970	1211+	VST	V2,V1012	save instruction result
000019E2	07FB			1212+	BR	R11	return
000019E4				1213+RE12	DS	0F	expected 16 byte result
000019E4				1214+	DROP	R5	
000019E4	00000000 00000000			1215	DC	XL16'0000000000000000 7FFFFFFFFFFFFFFF'	v1
000019EC	7FFFFFFFF FFFFFFFF						
000019F4	00000000 00009223			1216	DC	XL16'0000000000009223 372036854775807D'	v2
000019FC	37203685 4775807D						
00001A08				1217			
00001A08		00001A08		1218	VRR_K	VCVBQ,X'2',N	
00001A08	00001A84			1219+	DS	0FD	
00001A0C	000D			1220+	USING	*,R5	base for test data and test routine
00001A0E	00			1221+T13	DC	A(X13)	address of test routine
00001A0F	D5			1222+	DC	H'13'	test number
00001A10	02			1223+	DC	X'00'	
00001A14	00001AB4			1224+	DC	CL1'N'	Y = skip cross check
00001A18	E5C3E5C2 D8404040			1225+	DC	X'2'	m3
00001A20	00000010			1226+V2_13	DC	A(RE13+16)	address of v2: 16-byte packed decimal
00001A24	00001AA4			1227+	DC	CL8'VCVBQ'	instruction name
00001A28	00000000 00000000			1228+	DC	A(16)	result length
00001A30	00000000 00000000			1229+	DC	A(RE13)	address of expected resul
00001A38	00000000 00000000			1230+	DS	FD	gap
00001A40	00000000 00000000			1231+V1013	DS	XL16	V1 output
00001A48	40404040 40404040			1232+	DS	FD	gap
00001A50	00000000 00000000			1233+	DC	CL8' '	was cross check skipped?
00001A58	00000000 00000000			1234+	DS	FD	gap
00001A60	00000000 00000000			1235+XC013	DS	XL16	Cross check Output
00001A68	00000000 00000000			1236+	DS	XL16	
00001A70	00000000 00000000						
00001A78	00000000 00000000			1237+	DS	FD	gap
00001A80	00000000			1238+	DS	F	
00001A84				1239+*			
00001A84	E710 8ED3 0006		000010D3	1240+X13	DS	0F	
00001A8A	E320 500C 0014		00001A14	1241+	VL	V1,V1FUDGE	
00001A90	E722 0000 0006		00000000	1242+	LGF	R2,V2_13	get v2 address
				1243+	VL	V2,0(R2)	
00001A96				1246+	DS	0H	E64E VCVBQ
00001A96	E6			1247+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001A97	22			1248+	DC	X'22'	v2, v2
00001A98	00			1249+	DC	X'00'	reserved
00001A99	20			1250+	DC	HL1'32'	m3, reserved
00001A9A	00			1251+	DC	X'00'	reserved, RXB
00001A9B	4E			1252+	DC	X'4E'	
00001A9C	E720 5028 000E		00001A30	1254+	VST	V2,V1013	save instruction result
00001AA2	07FB			1255+	BR	R11	return
00001AA4				1256+RE13	DS	0F	expected 16 byte result
00001AA4				1257+	DROP	R5	
00001AA4	0000007E 37BE2022			1258	DC	XL16'0000007E37BE2022 C0914B267FFFFFFF'	v1
00001AAC	C0914B26 7FFFFFFF						
00001AB4	99999999 99999999			1259	DC	XL16'9999999999999999 999999999999999C'	v2
00001ABC	99999999 9999999C						
				1260			
				1261	VRR_K	VCVBQ,X'2',S	SKIP CROSS CHECK
00001AC8				1262+	DS	0FD	
00001AC8		00001AC8		1263+	USING	*,R5	base for test data and test routine
00001AC8	00001B44			1264+T14	DC	A(X14)	address of test routine
00001ACC	000E			1265+	DC	H'14'	test number
00001ACE	00			1266+	DC	X'00'	
00001ACF	E2			1267+	DC	CL1'S'	Y = skip cross check
00001AD0	02			1268+	DC	X'2'	m3
00001AD4	00001B74			1269+V2_14	DC	A(RE14+16)	address of v2: 16-byte packed decimal
00001AD8	E5C3E5C2 D8404040			1270+	DC	CL8'VCVBQ'	instruction name
00001AE0	00000010			1271+	DC	A(16)	result length
00001AE4	00001B64			1272+	DC	A(RE14)	address of expected resul
00001AE8	00000000 00000000			1273+	DS	FD	gap
00001AF0	00000000 00000000			1274+V1014	DS	XL16	V1 output
00001AF8	00000000 00000000						
00001B00	00000000 00000000			1275+	DS	FD	gap
00001B08	40404040 40404040			1276+	DC	CL8' '	was cross check skipped?
00001B10	00000000 00000000			1277+	DS	FD	gap
00001B18	00000000 00000000			1278+XC014	DS	XL16	Cross check Output
00001B20	00000000 00000000						
00001B28	00000000 00000000			1279+	DS	XL16	
00001B30	00000000 00000000						
00001B38	00000000 00000000			1280+	DS	FD	gap
00001B40	00000000			1281+	DS	F	
				1282+*			
00001B44				1283+X14	DS	0F	
00001B44	E710 8ED3 0006		000010D3	1284+	VL	V1,V1FUDGE	
00001B4A	E320 500C 0014		00001AD4	1285+	LGF	R2,V2_14	get v2 address
00001B50	E722 0000 0006		00000000	1286+	VL	V2,0(R2)	
00001B56				1289+	DS	0H	E64E VCVBQ
00001B56	E6			1290+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001B57	22			1291+	DC	X'22'	v2, v2
00001B58	00			1292+	DC	X'00'	reserved
00001B59	20			1293+	DC	HL1'32'	m3, reserved
00001B5A	00			1294+	DC	X'00'	reserved, RXB
00001B5B	4E			1295+	DC	X'4E'	
00001B5C	E720 5028 000E		00001AF0	1297+	VST	V2,V1014	save instruction result
00001B62	07FB			1298+	BR	R11	return
00001B64				1299+RE14	DS	0F	expected 16 byte result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001B64				1300+	DROP	R5		
00001B64	0000007E 37BE2022			1301	DC	XL16'0000007E37BE2022 C0914B267FFFFFFF'	v1	
00001B6C	C0914B26 7FFFFFFF							
00001B74	99999999 99999999			1302	DC	XL16'9999999999999999 999999999999999D'	v2	
00001B7C	99999999 9999999D							
				1303				
				1304 *				
				1305 *	M3:	8 (p2 = 1, lb = 0)		
				1306 *				
				1307	VRR_K	VCVBQ,X'8',N		
00001B88				1308+	DS	0FD		
00001B88		00001B88		1309+	USING	*,R5	base for test data and test routine	
00001B88	00001C04			1310+T15	DC	A(X15)	address of test routine	
00001B8C	000F			1311+	DC	H'15'	test number	
00001B8E	00			1312+	DC	X'00'		
00001B8F	D5			1313+	DC	CL1'N'	Y = skip cross check	
00001B90	08			1314+	DC	X'8'	m3	
00001B94	00001C34			1315+V2_15	DC	A(RE15+16)	address of v2: 16-byte packed decimal	
00001B98	E5C3E5C2 D8404040			1316+	DC	CL8'VCVBQ'	instruction name	
00001BA0	00000010			1317+	DC	A(16)	result length	
00001BA4	00001C24			1318+	DC	A(RE15)	address of expected resul	
00001BA8	00000000 00000000			1319+	DS	FD	gap	
00001BB0	00000000 00000000			1320+V1015	DS	XL16	V1 output	
00001BB8	00000000 00000000							
00001BC0	00000000 00000000			1321+	DS	FD	gap	
00001BC8	40404040 40404040			1322+	DC	CL8' '	was cross check skipped?	
00001BD0	00000000 00000000			1323+	DS	FD	gap	
00001BD8	00000000 00000000			1324+XC015	DS	XL16	Cross check Output	
00001BE0	00000000 00000000							
00001BE8	00000000 00000000			1325+	DS	XL16		
00001BF0	00000000 00000000							
00001BF8	00000000 00000000			1326+	DS	FD	gap	
00001C00	00000000			1327+	DS	F		
				1328+*				
00001C04				1329+X15	DS	0F		
00001C04	E710 8ED3 0006		000010D3	1330+	VL	V1,V1FUDGE		
00001C0A	E320 500C 0014		00001B94	1331+	LGF	R2,V2_15	get v2 address	
00001C10	E722 0000 0006		00000000	1332+	VL	V2,0(R2)		
00001C16				1335+	DS	0H	E64E VCVBQ	
00001C16	E6			1336+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)	
00001C17	22			1337+	DC	X'22'	v2, v2	
00001C18	00			1338+	DC	X'00'	reserved	
00001C19	80			1339+	DC	HL1'128'	m3, reserved	
00001C1A	00			1340+	DC	X'00'	reserved, RXB	
00001C1B	4E			1341+	DC	X'4E'		
00001C1C	E720 5028 000E		00001BB0	1343+	VST	V2,V1015	save instruction result	
00001C22	07FB			1344+	BR	R11	return	
00001C24				1345+RE15	DS	0F	expected 16 byte result	
00001C24				1346+	DROP	R5		
00001C24	00000000 00000000			1347	DC	XL16'0000000000000000 0000000000000000'	v1	
00001C2C	00000000 00000000							
00001C34	00000000 00000000			1348	DC	XL16'0000000000000000 000000000000000C'	v2	
00001C3C	00000000 0000000C							
				1349				

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001C48				1350	VRR_K	VCVBQ,X'8',N	
00001C48				1351+	DS	0FD	
00001C48		00001C48		1352+	USING	*,R5	base for test data and test routine
00001C48	00001CC4			1353+T16	DC	A(X16)	address of test routine
00001C4C	0010			1354+	DC	H'16'	test number
00001C4E	00			1355+	DC	X'00'	
00001C4F	D5			1356+	DC	CL1'N'	Y = skip cross check
00001C50	08			1357+	DC	X'8'	m3
00001C54	00001CF4			1358+V2_16	DC	A(RE16+16)	address of v2: 16-byte packed decimal
00001C58	E5C3E5C2 D8404040			1359+	DC	CL8'VCVBQ'	instruction name
00001C60	00000010			1360+	DC	A(16)	result length
00001C64	00001CE4			1361+	DC	A(RE16)	address of expected resul
00001C68	00000000 00000000			1362+	DS	FD	gap
00001C70	00000000 00000000			1363+V1016	DS	XL16	V1 output
00001C78	00000000 00000000						
00001C80	00000000 00000000			1364+	DS	FD	gap
00001C88	40404040 40404040			1365+	DC	CL8' '	was cross check skipped?
00001C90	00000000 00000000			1366+	DS	FD	gap
00001C98	00000000 00000000			1367+XC016	DS	XL16	Cross check Output
00001CA0	00000000 00000000						
00001CA8	00000000 00000000			1368+	DS	XL16	
00001CB0	00000000 00000000						
00001CB8	00000000 00000000			1369+	DS	FD	gap
00001CC0	00000000			1370+	DS	F	
				1371+*			
00001CC4				1372+X16	DS	0F	
00001CC4	E710 8ED3 0006		000010D3	1373+	VL	V1,V1FUDGE	
00001CCA	E320 500C 0014		00001C54	1374+	LGF	R2,V2_16	get v2 address
00001CD0	E722 0000 0006		00000000	1375+	VL	V2,0(R2)	
00001CD6				1378+	DS	0H	E64E VCVBQ
00001CD6	E6			1379+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001CD7	22			1380+	DC	X'22'	v2, v2
00001CD8	00			1381+	DC	X'00'	reserved
00001CD9	80			1382+	DC	HL1'128'	m3, reserved
00001CDA	00			1383+	DC	X'00'	reserved, RXB
00001CDB	4E			1384+	DC	X'4E'	
00001CDC	E720 5028 000E		00001C70	1386+	VST	V2,V1016	save instruction result
00001CE2	07FB			1387+	BR	R11	return
00001CE4				1388+RE16	DS	0F	expected 16 byte result
00001CE4				1389+	DROP	R5	
00001CE4	00000000 00000000			1390	DC	XL16'0000000000000000 0000000000000001'	v1
00001CEC	00000000 00000001						
00001CF4	00000000 00000000			1391	DC	XL16'0000000000000000 000000000000001C'	v2
00001CFC	00000000 0000001C						
				1392			
00001D08				1393	VRR_K	VCVBQ,X'8',S	SKIP CROSS CHECK
00001D08		00001D08		1394+	DS	0FD	
00001D08	00001D84			1395+	USING	*,R5	base for test data and test routine
00001D0C	0011			1396+T17	DC	A(X17)	address of test routine
00001D0E	00			1397+	DC	H'17'	test number
00001D0F	E2			1398+	DC	X'00'	
00001D0F	E2			1399+	DC	CL1'S'	Y = skip cross check
00001D10	08			1400+	DC	X'8'	m3
00001D14	00001DB4			1401+V2_17	DC	A(RE17+16)	address of v2: 16-byte packed decimal

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001D18	E5C3E5C2 D8404040			1402+	DC	CL8'VCVBQ'	instruction name
00001D20	00000010			1403+	DC	A(16)	result length
00001D24	00001DA4			1404+	DC	A(RE17)	address of expected resul
00001D28	00000000 00000000			1405+	DS	FD	gap
00001D30	00000000 00000000			1406+V1017	DS	XL16	V1 output
00001D38	00000000 00000000						
00001D40	00000000 00000000			1407+	DS	FD	gap
00001D48	40404040 40404040			1408+	DC	CL8' '	was cross check skipped?
00001D50	00000000 00000000			1409+	DS	FD	gap
00001D58	00000000 00000000			1410+XC017	DS	XL16	Cross check Output
00001D60	00000000 00000000						
00001D68	00000000 00000000			1411+	DS	XL16	
00001D70	00000000 00000000						
00001D78	00000000 00000000			1412+	DS	FD	gap
00001D80	00000000			1413+	DS	F	
				1414+*			
00001D84				1415+X17	DS	0F	
00001D84	E710 8ED3 0006		000010D3	1416+	VL	V1,V1FUDGE	
00001D8A	E320 500C 0014		00001D14	1417+	LGF	R2,V2_17	get v2 address
00001D90	E722 0000 0006		00000000	1418+	VL	V2,0(R2)	
00001D96				1421+	DS	0H	E64E VCVBQ
00001D96	E6			1422+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001D97	22			1423+	DC	X'22'	v2, v2
00001D98	00			1424+	DC	X'00'	reserved
00001D99	80			1425+	DC	HL1'128'	m3, reserved
00001D9A	00			1426+	DC	X'00'	reserved, RXB
00001D9B	4E			1427+	DC	X'4E'	
00001D9C	E720 5028 000E		00001D30	1429+	VST	V2,V1017	save instruction result
00001DA2	07FB			1430+	BR	R11	return
00001DA4				1431+RE17	DS	0F	expected 16 byte result
00001DA4				1432+	DROP	R5	
00001DA4	00000000 00000000			1433	DC	XL16'0000000000000000 0000000000000001'	v1
00001DAC	00000000 00000001						
00001DB4	00000000 00000000			1434	DC	XL16'0000000000000000 000000000000001D'	v2
00001DBC	00000000 0000001D						
				1435			
				1436	VRR_K	VCVBQ,X'8',N	
00001DC8				1437+	DS	0FD	
00001DC8		00001DC8		1438+	USING	*,R5	base for test data and test routine
00001DC8	00001E44			1439+T18	DC	A(X18)	address of test routine
00001DCC	0012			1440+	DC	H'18'	test number
00001DCE	00			1441+	DC	X'00'	
00001DCF	D5			1442+	DC	CL1'N'	Y = skip cross check
00001DD0	08			1443+	DC	X'8'	m3
00001DD4	00001E74			1444+V2_18	DC	A(RE18+16)	address of v2: 16-byte packed decimal
00001DD8	E5C3E5C2 D8404040			1445+	DC	CL8'VCVBQ'	instruction name
00001DE0	00000010			1446+	DC	A(16)	result length
00001DE4	00001E64			1447+	DC	A(RE18)	address of expected resul
00001DE8	00000000 00000000			1448+	DS	FD	gap
00001DF0	00000000 00000000			1449+V1018	DS	XL16	V1 output
00001DF8	00000000 00000000						
00001E00	00000000 00000000			1450+	DS	FD	gap
00001E08	40404040 40404040			1451+	DC	CL8' '	was cross check skipped?
00001E10	00000000 00000000			1452+	DS	FD	gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001E18	00000000 00000000			1453+XC018	DS	XL16	Cross check Output
00001E20	00000000 00000000						
00001E28	00000000 00000000			1454+	DS	XL16	
00001E30	00000000 00000000						
00001E38	00000000 00000000			1455+	DS	FD	gap
00001E40	00000000			1456+	DS	F	
				1457+*			
00001E44				1458+X18	DS	0F	
00001E44	E710 8ED3 0006		000010D3	1459+	VL	V1,V1FUDGE	
00001E4A	E320 500C 0014		00001DD4	1460+	LGF	R2,V2_18	get v2 address
00001E50	E722 0000 0006		00000000	1461+	VL	V2,0(R2)	
00001E56				1464+	DS	0H	E64E VCVBQ
00001E56	E6			1465+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001E57	22			1466+	DC	X'22'	v2, v2
00001E58	00			1467+	DC	X'00'	reserved
00001E59	80			1468+	DC	HL1'128'	m3, reserved
00001E5A	00			1469+	DC	X'00'	reserved, RXB
00001E5B	4E			1470+	DC	X'4E'	
00001E5C	E720 5028 000E		00001DF0	1472+	VST	V2,V1018	save instruction result
00001E62	07FB			1473+	BR	R11	return
00001E64				1474+RE18	DS	0F	expected 16 byte result
00001E64				1475+	DROP	R5	
00001E64	00000000 00000000			1476	DC	XL16'0000000000000000 7FFFFFFFFFFFFFFF'	v1
00001E6C	7FFFFFFFF FFFFFFFF						
00001E74	00000000 00009223			1477	DC	XL16'0000000000009223 372036854775807C'	v2
00001E7C	37203685 4775807C						
				1478			
00001E88				1479	VRR_K	VCVBQ,X'8',S	SKIP CROSS CHECK
00001E88		00001E88		1480+	DS	0FD	
00001E88	00001F04			1481+	USING	*,R5	base for test data and test routine
00001E8C	0013			1482+T19	DC	A(X19)	address of test routine
00001E8E	00			1483+	DC	H'19'	test number
00001E8F	E2			1484+	DC	X'00'	
00001E90	08			1485+	DC	CL1'S'	Y = skip cross check
00001E94	00001F34			1486+	DC	X'8'	m3
00001E98	E5C3E5C2 D8404040			1487+V2_19	DC	A(RE19+16)	address of v2: 16-byte packed decimal
00001EA0	00000010			1488+	DC	CL8'VCVBQ'	instruction name
00001EA4	00001F24			1489+	DC	A(16)	result length
00001EA8	00000000 00000000			1490+	DC	A(RE19)	address of expected resul
00001EB0	00000000 00000000			1491+	DS	FD	gap
00001EB8	00000000 00000000			1492+V1019	DS	XL16	V1 output
00001EC0	00000000 00000000						
00001EC8	40404040 40404040			1493+	DS	FD	gap
00001ED0	00000000 00000000			1494+	DC	CL8' '	was cross check skipped?
00001ED8	00000000 00000000			1495+	DS	FD	gap
00001EE0	00000000 00000000			1496+XC019	DS	XL16	Cross check Output
00001EE8	00000000 00000000			1497+	DS	XL16	
00001EF0	00000000 00000000						
00001EF8	00000000 00000000			1498+	DS	FD	gap
00001F00	00000000			1499+	DS	F	
				1500+*			
00001F04				1501+X19	DS	0F	
00001F04	E710 8ED3 0006		000010D3	1502+	VL	V1,V1FUDGE	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001F0A	E320 500C 0014		00001E94	1503+	LGF	R2,V2_19	get v2 address
00001F10	E722 0000 0006		00000000	1504+	VL	V2,0(R2)	
00001F16				1507+	DS	0H	E64E VCVBQ
00001F16	E6			1508+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001F17	22			1509+	DC	X'22'	v2, v2
00001F18	00			1510+	DC	X'00'	reserved
00001F19	80			1511+	DC	HL1'128'	m3, reserved
00001F1A	00			1512+	DC	X'00'	reserved, RXB
00001F1B	4E			1513+	DC	X'4E'	
00001F1C	E720 5028 000E		00001EB0	1515+	VST	V2,V1019	save instruction result
00001F22	07FB			1516+	BR	R11	return
00001F24				1517+RE19	DS	0F	expected 16 byte result
00001F24				1518+	DROP	R5	
00001F24	00000000 00000000			1519	DC	XL16'0000000000000000 7FFFFFFFFFFFFFFF'	v1
00001F2C	7FFFFFFFF FFFFFFFF						
00001F34	00000000 00009223			1520	DC	XL16'0000000000009223 372036854775807D'	v2
00001F3C	37203685 4775807D						
				1521			
				1522	VRR_K	VCVBQ,X'8',N	
00001F48				1523+	DS	0FD	
00001F48		00001F48		1524+	USING	*,R5	base for test data and test routine
00001F48	00001FC4			1525+T20	DC	A(X20)	address of test routine
00001F4C	0014			1526+	DC	H'20'	test number
00001F4E	00			1527+	DC	X'00'	
00001F4F	D5			1528+	DC	CL1'N'	Y = skip cross check
00001F50	08			1529+	DC	X'8'	m3
00001F54	00001FF4			1530+V2_20	DC	A(RE20+16)	address of v2: 16-byte packed decimal
00001F58	E5C3E5C2 D8404040			1531+	DC	CL8'VCVBQ'	instruction name
00001F60	00000010			1532+	DC	A(16)	result length
00001F64	00001FE4			1533+	DC	A(RE20)	address of expected resul
00001F68	00000000 00000000			1534+	DS	FD	gap
00001F70	00000000 00000000			1535+V1020	DS	XL16	V1 output
00001F78	00000000 00000000						
00001F80	00000000 00000000			1536+	DS	FD	gap
00001F88	40404040 40404040			1537+	DC	CL8' '	was cross check skipped?
00001F90	00000000 00000000			1538+	DS	FD	gap
00001F98	00000000 00000000			1539+XC020	DS	XL16	Cross check Output
00001FA0	00000000 00000000						
00001FA8	00000000 00000000			1540+	DS	XL16	
00001FB0	00000000 00000000						
00001FB8	00000000 00000000			1541+	DS	FD	gap
00001FC0	00000000			1542+	DS	F	
				1543+*			
00001FC4				1544+X20	DS	0F	
00001FC4	E710 8ED3 0006		000010D3	1545+	VL	V1,V1FUDGE	
00001FCA	E320 500C 0014		00001F54	1546+	LGF	R2,V2_20	get v2 address
00001FD0	E722 0000 0006		00000000	1547+	VL	V2,0(R2)	
00001FD6				1550+	DS	0H	E64E VCVBQ
00001FD6	E6			1551+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00001FD7	22			1552+	DC	X'22'	v2, v2
00001FD8	00			1553+	DC	X'00'	reserved
00001FD9	80			1554+	DC	HL1'128'	m3, reserved
00001FDA	00			1555+	DC	X'00'	reserved, RXB

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001FDB	4E			1556+	DC	X'4E'		
00001FDC	E720 5028 000E		00001F70	1558+	VST	V2,V1020	save instruction result	
00001FE2	07FB			1559+	BR	R11	return	
00001FE4				1560+RE20	DS	0F	expected 16 byte result	
00001FE4				1561+	DROP	R5		
00001FE4	0000007E 37BE2022			1562	DC	XL16'0000007E37BE2022 C0914B267FFFFFFF'	v1	
00001FEC	C0914B26 7FFFFFFF							
00001FF4	99999999 99999999			1563	DC	XL16'9999999999999999 999999999999999C'	v2	
00001FFC	99999999 9999999C							
				1564				
00002008				1565	VRR_K	VCVBQ,X'8',S	SKIP CROSS CHECK	
00002008		00002008		1566+	DS	0FD		
00002008	00002084			1567+	USING	*,R5	base for test data and test routine	
0000200C	0015			1568+T21	DC	A(X21)	address of test routine	
0000200E	00			1569+	DC	H'21'	test number	
0000200F	E2			1570+	DC	X'00'		
00002010	08			1571+	DC	CL1'S'	Y = skip cross check	
00002014	000020B4			1572+	DC	X'8'	m3	
00002018	E5C3E5C2 D8404040			1573+V2_21	DC	A(RE21+16)	address of v2: 16-byte packed decimal	
00002020	00000010			1574+	DC	CL8'VCVBQ'	instruction name	
00002024	000020A4			1575+	DC	A(16)	result length	
00002028	00000000 00000000			1576+	DC	A(RE21)	address of expected resul	
00002030	00000000 00000000			1577+	DS	FD	gap	
00002038	00000000 00000000			1578+V1021	DS	XL16	V1 output	
00002040	00000000 00000000			1579+	DS	FD	gap	
00002048	40404040 40404040			1580+	DC	CL8' '	was cross check skipped?	
00002050	00000000 00000000			1581+	DS	FD	gap	
00002058	00000000 00000000			1582+XC021	DS	XL16	Cross check Output	
00002060	00000000 00000000							
00002068	00000000 00000000			1583+	DS	XL16		
00002070	00000000 00000000							
00002078	00000000 00000000			1584+	DS	FD	gap	
00002080	00000000			1585+	DS	F		
				1586+*				
00002084				1587+X21	DS	0F		
00002084	E710 8ED3 0006		000010D3	1588+	VL	V1,V1FUDGE		
0000208A	E320 500C 0014		00002014	1589+	LGF	R2,V2_21	get v2 address	
00002090	E722 0000 0006		00000000	1590+	VL	V2,0(R2)		
00002096				1593+	DS	0H	E64E VCVBQ	
00002096	E6			1594+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)	
00002097	22			1595+	DC	X'22'	v2, v2	
00002098	00			1596+	DC	X'00'	reserved	
00002099	80			1597+	DC	HL1'128'	m3, reserved	
0000209A	00			1598+	DC	X'00'	reserved, RXB	
0000209B	4E			1599+	DC	X'4E'		
0000209C	E720 5028 000E		00002030	1601+	VST	V2,V1021	save instruction result	
000020A2	07FB			1602+	BR	R11	return	
000020A4				1603+RE21	DS	0F	expected 16 byte result	
000020A4				1604+	DROP	R5		
000020A4	0000007E 37BE2022			1605	DC	XL16'0000007E37BE2022 C0914B267FFFFFFF'	v1	
000020AC	C0914B26 7FFFFFFF							
000020B4	99999999 99999999			1606	DC	XL16'9999999999999999 999999999999999D'	v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000020BC	99999999 9999999D			1607		
				1608	* with invalid sign SKIP CROSS CHECKS	
				1609		
				1610	VRR_K	VCVBQ,X'8',S
000020C8				1611+	DS	0FD
000020C8		000020C8		1612+	USING	*,R5
000020C8	00002144			1613+T22	DC	A(X22)
000020CC	0016			1614+	DC	H'22'
000020CE	00			1615+	DC	X'00'
000020CF	E2			1616+	DC	CL1'S'
000020D0	08			1617+	DC	X'8'
000020D4	00002174			1618+V2_22	DC	A(RE22+16)
000020D8	E5C3E5C2 D8404040			1619+	DC	CL8'VCVBQ'
000020E0	00000010			1620+	DC	A(16)
000020E4	00002164			1621+	DC	A(RE22)
000020E8	00000000 00000000			1622+	DS	FD
000020F0	00000000 00000000			1623+V1022	DS	XL16
000020F8	00000000 00000000					
00002100	00000000 00000000			1624+	DS	FD
00002108	40404040 40404040			1625+	DC	CL8' '
00002110	00000000 00000000			1626+	DS	FD
00002118	00000000 00000000			1627+XC022	DS	XL16
00002120	00000000 00000000					
00002128	00000000 00000000			1628+	DS	XL16
00002130	00000000 00000000					
00002138	00000000 00000000			1629+	DS	FD
00002140	00000000			1630+	DS	F
				1631+*		
00002144				1632+X22	DS	0F
00002144	E710 8ED3 0006		000010D3	1633+	VL	V1,V1FUDGE
0000214A	E320 500C 0014		000020D4	1634+	LGF	R2,V2_22
00002150	E722 0000 0006		00000000	1635+	VL	V2,0(R2)
00002156				1638+	DS	0H
00002156	E6			1639+	DC	X'E6'
00002157	22			1640+	DC	X'22'
00002158	00			1641+	DC	X'00'
00002159	80			1642+	DC	HL1'128'
0000215A	00			1643+	DC	X'00'
0000215B	4E			1644+	DC	X'4E'
						E64E VCVBQ - VECTOR CONVERT TO BINARY (128) v2, v2 reserved m3, reserved reserved, RXB
0000215C	E720 5028 000E		000020F0	1646+	VST	V2,V1022
00002162	07FB			1647+	BR	R11
00002164				1648+RE22	DS	0F
00002164				1649+	DROP	R5
00002164	00000000 00000000			1650	DC	XL16'0000000000000000 0000000000000000'
0000216C	00000000 00000000					v1
00002174	00000000 00000000			1651	DC	XL16'0000000000000000 0000000000000009'
0000217C	00000000 00000009					v2
				1652		
				1653	VRR_K	VCVBQ,X'8',S
00002188				1654+	DS	0FD
00002188		00002188		1655+	USING	*,R5
00002188	00002204			1656+T23	DC	A(X23)
0000218C	0017			1657+	DC	H'23'
						base for test data and test routine address of test routine test number

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000218E	00			1658+	DC	X'00'	
0000218F	E2			1659+	DC	CL1'S'	Y = skip cross check
00002190	08			1660+	DC	X'8'	m3
00002194	00002234			1661+V2_23	DC	A(RE23+16)	address of v2: 16-byte packed decimal
00002198	E5C3E5C2 D8404040			1662+	DC	CL8'VCVBQ'	instruction name
000021A0	00000010			1663+	DC	A(16)	result length
000021A4	00002224			1664+	DC	A(RE23)	address of expected resul
000021A8	00000000 00000000			1665+	DS	FD	gap
000021B0	00000000 00000000			1666+V1023	DS	XL16	V1 output
000021B8	00000000 00000000						
000021C0	00000000 00000000			1667+	DS	FD	gap
000021C8	40404040 40404040			1668+	DC	CL8' '	was cross check skipped?
000021D0	00000000 00000000			1669+	DS	FD	gap
000021D8	00000000 00000000			1670+XC023	DS	XL16	Cross check Output
000021E0	00000000 00000000						
000021E8	00000000 00000000			1671+	DS	XL16	
000021F0	00000000 00000000						
000021F8	00000000 00000000			1672+	DS	FD	gap
00002200	00000000			1673+	DS	F	
				1674+*			
00002204				1675+X23	DS	0F	
00002204	E710 8ED3 0006		000010D3	1676+	VL	V1,V1FUDGE	
0000220A	E320 500C 0014		00002194	1677+	LGF	R2,V2_23	get v2 address
00002210	E722 0000 0006		00000000	1678+	VL	V2,0(R2)	
00002216				1681+	DS	0H	E64E VCVBQ
00002216	E6			1682+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00002217	22			1683+	DC	X'22'	v2, v2
00002218	00			1684+	DC	X'00'	reserved
00002219	80			1685+	DC	HL1'128'	m3, reserved
0000221A	00			1686+	DC	X'00'	reserved, RXB
0000221B	4E			1687+	DC	X'4E'	
0000221C	E720 5028 000E		000021B0	1689+	VST	V2,V1023	save instruction result
00002222	07FB			1690+	BR	R11	return
00002224				1691+RE23	DS	0F	expected 16 byte result
00002224				1692+	DROP	R5	
00002224	00000000 00000000			1693	DC	XL16'0000000000000000 0000000000000001'	v1
0000222C	00000000 00000001						
00002234	00000000 00000000			1694	DC	XL16'0000000000000000 0000000000000019'	v2
0000223C	00000000 00000019						
				1695			
				1696	VRR_K	VCVBQ,X'8',S	
00002248				1697+	DS	0FD	
00002248		00002248		1698+	USING	*,R5	base for test data and test routine
00002248	000022C4			1699+T24	DC	A(X24)	address of test routine
0000224C	0018			1700+	DC	H'24'	test number
0000224E	00			1701+	DC	X'00'	
0000224F	E2			1702+	DC	CL1'S'	Y = skip cross check
00002250	08			1703+	DC	X'8'	m3
00002254	000022F4			1704+V2_24	DC	A(RE24+16)	address of v2: 16-byte packed decimal
00002258	E5C3E5C2 D8404040			1705+	DC	CL8'VCVBQ'	instruction name
00002260	00000010			1706+	DC	A(16)	result length
00002264	000022E4			1707+	DC	A(RE24)	address of expected resul
00002268	00000000 00000000			1708+	DS	FD	gap
00002270	00000000 00000000			1709+V1024	DS	XL16	V1 output

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002278	00000000	00000000						
00002280	00000000	00000000		1710+	DS	FD	gap	
00002288	40404040	40404040		1711+	DC	CL8' '	was cross check skipped?	
00002290	00000000	00000000		1712+	DS	FD	gap	
00002298	00000000	00000000		1713+XC024	DS	XL16	Cross check Output	
000022A0	00000000	00000000						
000022A8	00000000	00000000		1714+	DS	XL16		
000022B0	00000000	00000000						
000022B8	00000000	00000000		1715+	DS	FD	gap	
000022C0	00000000			1716+	DS	F		
				1717+*				
000022C4				1718+X24	DS	0F		
000022C4	E710 8ED3 0006		000010D3	1719+	VL	V1,V1FUDGE		
000022CA	E320 500C 0014		00002254	1720+	LGF	R2,V2_24	get v2 address	
000022D0	E722 0000 0006		00000000	1721+	VL	V2,0(R2)		
000022D6				1724+	DS	0H	E64E VCVBQ	
000022D6	E6			1725+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)	
000022D7	22			1726+	DC	X'22'	v2, v2	
000022D8	00			1727+	DC	X'00'	reserved	
000022D9	80			1728+	DC	HL1'128'	m3, reserved	
000022DA	00			1729+	DC	X'00'	reserved, RXB	
000022DB	4E			1730+	DC	X'4E'		
000022DC	E720 5028 000E		00002270	1732+	VST	V2,V1024	save instruction result	
000022E2	07FB			1733+	BR	R11	return	
000022E4				1734+RE24	DS	0F	expected 16 byte result	
000022E4				1735+	DROP	R5		
000022E4	00000000	00000000		1736	DC	XL16'0000000000000000 7FFFFFFFFFFFFFFFFF'	v1	
000022EC	7FFFFFFFF	FFFFFFFF						
000022F4	00000000	00009223		1737	DC	XL16'0000000000009223 3720368547758079'	v2	
000022FC	37203685	47758079						
				1738				
00002308				1739	VRR_K	VCVBQ,X'8',S		
00002308				1740+	DS	0FD		
00002308		00002308		1741+	USING	*,R5	base for test data and test routine	
00002308	00002384			1742+T25	DC	A(X25)	address of test routine	
0000230C	0019			1743+	DC	H'25'	test number	
0000230E	00			1744+	DC	X'00'		
0000230F	E2			1745+	DC	CL1'S'	Y = skip cross check	
00002310	08			1746+	DC	X'8'	m3	
00002314	000023B4			1747+V2_25	DC	A(RE25+16)	address of v2: 16-byte packed decimal	
00002318	E5C3E5C2	D8404040		1748+	DC	CL8'VCVBQ'	instruction name	
00002320	00000010			1749+	DC	A(16)	result length	
00002324	000023A4			1750+	DC	A(RE25)	address of expected resul	
00002328	00000000	00000000		1751+	DS	FD	gap	
00002330	00000000	00000000		1752+V1025	DS	XL16	V1 output	
00002338	00000000	00000000						
00002340	00000000	00000000		1753+	DS	FD	gap	
00002348	40404040	40404040		1754+	DC	CL8' '	was cross check skipped?	
00002350	00000000	00000000		1755+	DS	FD	gap	
00002358	00000000	00000000		1756+XC025	DS	XL16	Cross check Output	
00002360	00000000	00000000						
00002368	00000000	00000000		1757+	DS	XL16		
00002370	00000000	00000000						
00002378	00000000	00000000		1758+	DS	FD	gap	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002380	00000000			1759+ 1760+*	DS	F	
00002384				1761+X25	DS	0F	
00002384	E710 8ED3 0006		000010D3	1762+	VL	V1,V1FUDGE	
0000238A	E320 500C 0014		00002314	1763+	LGF	R2,V2_25	get v2 address
00002390	E722 0000 0006		00000000	1764+	VL	V2,0(R2)	
00002396				1767+	DS	0H	E64E VCVBQ
00002396	E6			1768+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00002397	22			1769+	DC	X'22'	v2, v2
00002398	00			1770+	DC	X'00'	reserved
00002399	80			1771+	DC	HL1'128'	m3, reserved
0000239A	00			1772+	DC	X'00'	reserved, RXB
0000239B	4E			1773+	DC	X'4E'	
0000239C	E720 5028 000E		00002330	1775+	VST	V2,V1025	save instruction result
000023A2	07FB			1776+	BR	R11	return
000023A4				1777+RE25	DS	0F	expected 16 byte result
000023A4				1778+	DROP	R5	
000023A4	0000007E 37BE2022			1779	DC	XL16'0000007E37BE2022 C0914B267FFFFFFF'	v1
000023AC	C0914B26 7FFFFFFF						
000023B4	99999999 99999999			1780	DC	XL16'9999999999999999 9999999999999999'	v2
000023BC	99999999 99999999						
				1781			
				1782			
				1783 *			
				1784 *	M3: A	(p2 = 1, lb = 1)	
				1785 *			
				1786	VRR_K	VCVBQ,X'A',N	
000023C8				1787+	DS	0FD	
000023C8		000023C8		1788+	USING	*,R5	base for test data and test routine
000023C8	00002444			1789+T26	DC	A(X26)	address of test routine
000023CC	001A			1790+	DC	H'26'	test number
000023CE	00			1791+	DC	X'00'	
000023CF	D5			1792+	DC	CL1'N'	Y = skip cross check
000023D0	0A			1793+	DC	X'A'	m3
000023D4	00002474			1794+V2_26	DC	A(RE26+16)	address of v2: 16-byte packed decimal
000023D8	E5C3E5C2 D8404040			1795+	DC	CL8'VCVBQ'	instruction name
000023E0	00000010			1796+	DC	A(16)	result length
000023E4	00002464			1797+	DC	A(RE26)	address of expected resul
000023E8	00000000 00000000			1798+	DS	FD	gap
000023F0	00000000 00000000			1799+V1026	DS	XL16	V1 output
000023F8	00000000 00000000						
00002400	00000000 00000000			1800+	DS	FD	gap
00002408	40404040 40404040			1801+	DC	CL8' '	was cross check skipped?
00002410	00000000 00000000			1802+	DS	FD	gap
00002418	00000000 00000000			1803+XC026	DS	XL16	Cross check Output
00002420	00000000 00000000						
00002428	00000000 00000000			1804+	DS	XL16	
00002430	00000000 00000000						
00002438	00000000 00000000			1805+	DS	FD	gap
00002440	00000000			1806+	DS	F	
				1807+*			
00002444				1808+X26	DS	0F	
00002444	E710 8ED3 0006		000010D3	1809+	VL	V1,V1FUDGE	
0000244A	E320 500C 0014		000023D4	1810+	LGF	R2,V2_26	get v2 address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002450	E722 0000 0006		00000000	1811+	VL	V2, 0(R2)	
00002456				1814+	DS	0H	E64E VCVBQ
00002456	E6			1815+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00002457	22			1816+	DC	X'22'	v2, v2
00002458	00			1817+	DC	X'00'	reserved
00002459	A0			1818+	DC	HL1'160'	m3, reserved
0000245A	00			1819+	DC	X'00'	reserved, RXB
0000245B	4E			1820+	DC	X'4E'	
0000245C	E720 5028 000E		000023F0	1822+	VST	V2,V1026	save instruction result
00002462	07FB			1823+	BR	R11	return
00002464				1824+RE26	DS	0F	expected 16 byte result
00002464				1825+	DROP	R5	
00002464	00000000 00000000			1826	DC	XL16'0000000000000000 0000000000000000'	v1
0000246C	00000000 00000000						
00002474	00000000 00000000			1827	DC	XL16'0000000000000000 0000000000000000C'	v2
0000247C	00000000 0000000C						
				1828			
				1829	VRR_K	VCVBQ,X'A',N	
00002488				1830+	DS	0FD	
00002488		00002488		1831+	USING	*,R5	base for test data and test routine
00002488	00002504			1832+T27	DC	A(X27)	address of test routine
0000248C	001B			1833+	DC	H'27'	test number
0000248E	00			1834+	DC	X'00'	
0000248F	D5			1835+	DC	CL1'N'	Y = skip cross check
00002490	0A			1836+	DC	X'A'	m3
00002494	00002534			1837+V2_27	DC	A(RE27+16)	address of v2: 16-byte packed decimal
00002498	E5C3E5C2 D8404040			1838+	DC	CL8'VCVBQ'	instruction name
000024A0	00000010			1839+	DC	A(16)	result length
000024A4	00002524			1840+	DC	A(RE27)	address of expected resul
000024A8	00000000 00000000			1841+	DS	FD	gap
000024B0	00000000 00000000			1842+V1027	DS	XL16	V1 output
000024B8	00000000 00000000						
000024C0	00000000 00000000			1843+	DS	FD	gap
000024C8	40404040 40404040			1844+	DC	CL8' '	was cross check skipped?
000024D0	00000000 00000000			1845+	DS	FD	gap
000024D8	00000000 00000000			1846+XC027	DS	XL16	Cross check Output
000024E0	00000000 00000000						
000024E8	00000000 00000000			1847+	DS	XL16	
000024F0	00000000 00000000						
000024F8	00000000 00000000			1848+	DS	FD	gap
00002500	00000000			1849+	DS	F	
				1850+*			
00002504				1851+X27	DS	0F	
00002504	E710 8ED3 0006		000010D3	1852+	VL	V1,V1FUDGE	
0000250A	E320 500C 0014		00002494	1853+	LGF	R2,V2_27	get v2 address
00002510	E722 0000 0006		00000000	1854+	VL	V2, 0(R2)	
00002516				1857+	DS	0H	E64E VCVBQ
00002516	E6			1858+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00002517	22			1859+	DC	X'22'	v2, v2
00002518	00			1860+	DC	X'00'	reserved
00002519	A0			1861+	DC	HL1'160'	m3, reserved
0000251A	00			1862+	DC	X'00'	reserved, RXB
0000251B	4E			1863+	DC	X'4E'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000251C	E720 5028 000E		000024B0	1865+	VST	V2,V1027	save instruction result
00002522	07FB			1866+	BR	R11	return
00002524				1867+RE27	DS	0F	expected 16 byte result
00002524				1868+	DROP	R5	
00002524	00000000 00000000			1869	DC	XL16'0000000000000000 0000000000000001'	v1
0000252C	00000000 00000001						
00002534	00000000 00000000			1870	DC	XL16'0000000000000000 000000000000001C'	v2
0000253C	00000000 0000001C						
				1871			
				1872	VRR_K	VCVBQ,X'A',S	SKIP CROSS CHECK
00002548				1873+	DS	0FD	
00002548		00002548		1874+	USING	*,R5	base for test data and test routine
00002548	000025C4			1875+T28	DC	A(X28)	address of test routine
0000254C	001C			1876+	DC	H'28'	test number
0000254E	00			1877+	DC	X'00'	
0000254F	E2			1878+	DC	CL1'S'	Y = skip cross check
00002550	0A			1879+	DC	X'A'	m3
00002554	000025F4			1880+V2_28	DC	A(RE28+16)	address of v2: 16-byte packed decimal
00002558	E5C3E5C2 D8404040			1881+	DC	CL8'VCVBQ'	instruction name
00002560	00000010			1882+	DC	A(16)	result length
00002564	000025E4			1883+	DC	A(RE28)	address of expected resul
00002568	00000000 00000000			1884+	DS	FD	gap
00002570	00000000 00000000			1885+V1028	DS	XL16	V1 output
00002578	00000000 00000000						
00002580	00000000 00000000			1886+	DS	FD	gap
00002588	40404040 40404040			1887+	DC	CL8' '	was cross check skipped?
00002590	00000000 00000000			1888+	DS	FD	gap
00002598	00000000 00000000			1889+XC028	DS	XL16	Cross check Output
000025A0	00000000 00000000						
000025A8	00000000 00000000			1890+	DS	XL16	
000025B0	00000000 00000000						
000025B8	00000000 00000000			1891+	DS	FD	gap
000025C0	00000000			1892+	DS	F	
				1893+*			
000025C4				1894+X28	DS	0F	
000025C4	E710 8ED3 0006		000010D3	1895+	VL	V1,V1FUDGE	
000025CA	E320 500C 0014		00002554	1896+	LGF	R2,V2_28	get v2 address
000025D0	E722 0000 0006		00000000	1897+	VL	V2,0(R2)	
000025D6				1900+	DS	0H	E64E VCVBQ
000025D6	E6			1901+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
000025D7	22			1902+	DC	X'22'	v2, v2
000025D8	00			1903+	DC	X'00'	reserved
000025D9	A0			1904+	DC	HL1'160'	m3, reserved
000025DA	00			1905+	DC	X'00'	reserved, RXB
000025DB	4E			1906+	DC	X'4E'	
000025DC	E720 5028 000E		00002570	1908+	VST	V2,V1028	save instruction result
000025E2	07FB			1909+	BR	R11	return
000025E4				1910+RE28	DS	0F	expected 16 byte result
000025E4				1911+	DROP	R5	
000025E4	00000000 00000000			1912	DC	XL16'0000000000000000 0000000000000001'	v1
000025EC	00000000 00000001						
000025F4	00000000 00000000			1913	DC	XL16'0000000000000000 000000000000001D'	v2
000025FC	00000000 0000001D						

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1914			
				1915	VRR_K	VCVBQ,X'A',N	
00002608				1916+	DS	0FD	
00002608		00002608		1917+	USING	*,R5	base for test data and test routine
00002608	00002684			1918+T29	DC	A(X29)	address of test routine
0000260C	001D			1919+	DC	H'29'	test number
0000260E	00			1920+	DC	X'00'	
0000260F	D5			1921+	DC	CL1'N'	Y = skip cross check
00002610	0A			1922+	DC	X'A'	m3
00002614	000026B4			1923+V2_29	DC	A(RE29+16)	address of v2: 16-byte packed decimal
00002618	E5C3E5C2 D8404040			1924+	DC	CL8'VCVBQ'	instruction name
00002620	00000010			1925+	DC	A(16)	result length
00002624	000026A4			1926+	DC	A(RE29)	address of expected resul
00002628	00000000 00000000			1927+	DS	FD	gap
00002630	00000000 00000000			1928+V1029	DS	XL16	V1 output
00002638	00000000 00000000						
00002640	00000000 00000000			1929+	DS	FD	gap
00002648	40404040 40404040			1930+	DC	CL8' '	was cross check skipped?
00002650	00000000 00000000			1931+	DS	FD	gap
00002658	00000000 00000000			1932+XC029	DS	XL16	Cross check Output
00002660	00000000 00000000						
00002668	00000000 00000000			1933+	DS	XL16	
00002670	00000000 00000000						
00002678	00000000 00000000			1934+	DS	FD	gap
00002680	00000000			1935+	DS	F	
				1936+*			
00002684				1937+X29	DS	0F	
00002684	E710 8ED3 0006		000010D3	1938+	VL	V1,V1FUDGE	
0000268A	E320 500C 0014		00002614	1939+	LGF	R2,V2_29	get v2 address
00002690	E722 0000 0006		00000000	1940+	VL	V2,0(R2)	
00002696				1943+	DS	0H	E64E VCVBQ
00002696	E6			1944+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00002697	22			1945+	DC	X'22'	v2, v2
00002698	00			1946+	DC	X'00'	reserved
00002699	A0			1947+	DC	HL1'160'	m3, reserved
0000269A	00			1948+	DC	X'00'	reserved, RXB
0000269B	4E			1949+	DC	X'4E'	
0000269C	E720 5028 000E		00002630	1951+	VST	V2,V1029	save instruction result
000026A2	07FB			1952+	BR	R11	return
000026A4				1953+RE29	DS	0F	expected 16 byte result
000026A4				1954+	DROP	R5	
000026A4	00000000 00000000			1955	DC	XL16'0000000000000000 7FFFFFFFFFFFFFFF'	v1
000026AC	7FFFFFFFF FFFFFFFF						
000026B4	00000000 00009223			1956	DC	XL16'0000000000009223 372036854775807C'	v2
000026BC	37203685 4775807C						
				1957			
				1958	VRR_K	VCVBQ,X'A',S	SKIP CROSS CHECK
000026C8				1959+	DS	0FD	
000026C8		000026C8		1960+	USING	*,R5	base for test data and test routine
000026C8	00002744			1961+T30	DC	A(X30)	address of test routine
000026CC	001E			1962+	DC	H'30'	test number
000026CE	00			1963+	DC	X'00'	
000026CF	E2			1964+	DC	CL1'S'	Y = skip cross check
000026D0	0A			1965+	DC	X'A'	m3

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000026D4	00002774			1966+V2_30	DC	A(RE30+16)	address of v2: 16-byte packed decimal
000026D8	E5C3E5C2 D8404040			1967+	DC	CL8'VCVBQ'	instruction name
000026E0	00000010			1968+	DC	A(16)	result length
000026E4	00002764			1969+	DC	A(RE30)	address of expected resul
000026E8	00000000 00000000			1970+	DS	FD	gap
000026F0	00000000 00000000			1971+V1030	DS	XL16	V1 output
000026F8	00000000 00000000						
00002700	00000000 00000000			1972+	DS	FD	gap
00002708	40404040 40404040			1973+	DC	CL8' '	was cross check skipped?
00002710	00000000 00000000			1974+	DS	FD	gap
00002718	00000000 00000000			1975+XC030	DS	XL16	Cross check Output
00002720	00000000 00000000						
00002728	00000000 00000000			1976+	DS	XL16	
00002730	00000000 00000000						
00002738	00000000 00000000			1977+	DS	FD	gap
00002740	00000000			1978+	DS	F	
				1979+*			
00002744				1980+X30	DS	0F	
00002744	E710 8ED3 0006		000010D3	1981+	VL	V1,V1FUDGE	
0000274A	E320 500C 0014		000026D4	1982+	LGF	R2,V2_30	get v2 address
00002750	E722 0000 0006		00000000	1983+	VL	V2,0(R2)	
00002756				1986+	DS	0H	E64E VCVBQ
00002756	E6			1987+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00002757	22			1988+	DC	X'22'	v2, v2
00002758	00			1989+	DC	X'00'	reserved
00002759	A0			1990+	DC	HL1'160'	m3, reserved
0000275A	00			1991+	DC	X'00'	reserved, RXB
0000275B	4E			1992+	DC	X'4E'	
0000275C	E720 5028 000E		000026F0	1994+	VST	V2,V1030	save instruction result
00002762	07FB			1995+	BR	R11	return
00002764				1996+RE30	DS	0F	expected 16 byte result
00002764				1997+	DROP	R5	
00002764	00000000 00000000			1998	DC	XL16'0000000000000000 7FFFFFFFFFFFFFFFFF'	v1
0000276C	7FFFFFFFF FFFFFFFF						
00002774	00000000 00009223			1999	DC	XL16'0000000000009223 372036854775807D'	v2
0000277C	37203685 4775807D						
				2000			
				2001	VRR_K	VCVBQ,X'A',N	
00002788				2002+	DS	0FD	
00002788		00002788		2003+	USING	*,R5	base for test data and test routine
00002788	00002804			2004+T31	DC	A(X31)	address of test routine
0000278C	001F			2005+	DC	H'31'	test number
0000278E	00			2006+	DC	X'00'	
0000278F	D5			2007+	DC	CL1'N'	Y = skip cross check
00002790	0A			2008+	DC	X'A'	m3
00002794	00002834			2009+V2_31	DC	A(RE31+16)	address of v2: 16-byte packed decimal
00002798	E5C3E5C2 D8404040			2010+	DC	CL8'VCVBQ'	instruction name
000027A0	00000010			2011+	DC	A(16)	result length
000027A4	00002824			2012+	DC	A(RE31)	address of expected resul
000027A8	00000000 00000000			2013+	DS	FD	gap
000027B0	00000000 00000000			2014+V1031	DS	XL16	V1 output
000027B8	00000000 00000000						
000027C0	00000000 00000000			2015+	DS	FD	gap
000027C8	40404040 40404040			2016+	DC	CL8' '	was cross check skipped?

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000027D0	00000000 00000000			2017+	DS	FD	gap
000027D8	00000000 00000000			2018+XC031	DS	XL16	Cross check Output
000027E0	00000000 00000000						
000027E8	00000000 00000000			2019+	DS	XL16	
000027F0	00000000 00000000						
000027F8	00000000 00000000			2020+	DS	FD	gap
00002800	00000000			2021+	DS	F	
				2022+*			
00002804				2023+X31	DS	0F	
00002804	E710 8ED3 0006		000010D3	2024+	VL	V1,V1FUDGE	
0000280A	E320 500C 0014		00002794	2025+	LGF	R2,V2_31	get v2 address
00002810	E722 0000 0006		00000000	2026+	VL	V2,0(R2)	
00002816				2029+	DS	0H	E64E VCVBQ
00002816	E6			2030+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00002817	22			2031+	DC	X'22'	v2, v2
00002818	00			2032+	DC	X'00'	reserved
00002819	A0			2033+	DC	HL1'160'	m3, reserved
0000281A	00			2034+	DC	X'00'	reserved, RXB
0000281B	4E			2035+	DC	X'4E'	
0000281C	E720 5028 000E		000027B0	2037+	VST	V2,V1031	save instruction result
00002822	07FB			2038+	BR	R11	return
00002824				2039+RE31	DS	0F	expected 16 byte result
00002824				2040+	DROP	R5	
00002824	0000007E 37BE2022			2041	DC	XL16'0000007E37BE2022 C0914B267FFFFFFF'	v1
0000282C	C0914B26 7FFFFFFF						
00002834	99999999 99999999			2042	DC	XL16'9999999999999999 999999999999999C'	v2
0000283C	99999999 9999999C						
00002848				2043			
00002848				2044	VRR_K	VCVBQ,X'A',S	SKIP CROSS CHECK
00002848		00002848		2045+	DS	0FD	
00002848	000028C4			2046+	USING	*,R5	base for test data and test routine
0000284C	0020			2047+T32	DC	A(X32)	address of test routine
0000284E	00			2048+	DC	H'32'	test number
0000284F	E2			2049+	DC	X'00'	
00002850	0A			2050+	DC	CL1'S'	Y = skip cross check
00002854	000028F4			2051+	DC	X'A'	m3
00002858	E5C3E5C2 D8404040			2052+V2_32	DC	A(RE32+16)	address of v2: 16-byte packed decimal
00002860	00000010			2053+	DC	CL8'VCVBQ'	instruction name
00002864	000028E4			2054+	DC	A(16)	result length
00002868	00000000 00000000			2055+	DC	A(RE32)	address of expected resul
00002870	00000000 00000000			2056+	DS	FD	gap
00002878	00000000 00000000			2057+V1032	DS	XL16	V1 output
00002880	00000000 00000000			2058+	DS	FD	gap
00002888	40404040 40404040			2059+	DC	CL8' '	was cross check skipped?
00002890	00000000 00000000			2060+	DS	FD	gap
00002898	00000000 00000000			2061+XC032	DS	XL16	Cross check Output
000028A0	00000000 00000000						
000028A8	00000000 00000000			2062+	DS	XL16	
000028B0	00000000 00000000						
000028B8	00000000 00000000			2063+	DS	FD	gap
000028C0	00000000			2064+	DS	F	
				2065+*			
000028C4				2066+X32	DS	0F	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000028C4	E710 8ED3 0006		000010D3	2067+	VL	V1,V1FUDGE		
000028CA	E320 500C 0014		00002854	2068+	LGF	R2,V2_32	get v2 address	
000028D0	E722 0000 0006		00000000	2069+	VL	V2,0(R2)		
000028D6				2072+	DS	0H	E64E VCVBQ	
000028D6	E6			2073+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)	
000028D7	22			2074+	DC	X'22'	v2, v2	
000028D8	00			2075+	DC	X'00'	reserved	
000028D9	A0			2076+	DC	HL1'160'	m3, reserved	
000028DA	00			2077+	DC	X'00'	reserved, RXB	
000028DB	4E			2078+	DC	X'4E'		
000028DC	E720 5028 000E		00002870	2080+	VST	V2,V1032	save instruction result	
000028E2	07FB			2081+	BR	R11	return	
000028E4				2082+RE32	DS	0F	expected 16 byte result	
000028E4				2083+	DROP	R5		
000028E4	0000007E 37BE2022			2084	DC	XL16'0000007E37BE2022 C0914B267FFFFFFF'	v1	
000028EC	C0914B26 7FFFFFFF							
000028F4	99999999 99999999			2085	DC	XL16'9999999999999999 999999999999999D'	v2	
000028FC	99999999 9999999D							
				2086				
				2087	* with invalid sign SKIP CROSS CHECKS			
				2088				
00002908				2089	VRR_K	VCVBQ,X'A',S		
00002908		00002908		2090+	DS	0FD		
00002908	00002984			2091+	USING	*,R5	base for test data and test routine	
0000290C	0021			2092+T33	DC	A(X33)	address of test routine	
0000290E	00			2093+	DC	H'33'	test number	
0000290F	E2			2094+	DC	X'00'		
00002910	0A			2095+	DC	CL1'S'	Y = skip cross check	
00002914	000029B4			2096+	DC	X'A'	m3	
00002918	E5C3E5C2 D8404040			2097+V2_33	DC	A(RE33+16)	address of v2: 16-byte packed decimal	
00002920	00000010			2098+	DC	CL8'VCVBQ'	instruction name	
00002924	000029A4			2099+	DC	A(16)	result length	
00002928	00000000 00000000			2100+	DC	A(RE33)	address of expected resul	
00002930	00000000 00000000			2101+	DS	FD	gap	
00002938	00000000 00000000			2102+V1033	DS	XL16	V1 output	
00002940	00000000 00000000			2103+	DS	FD	gap	
00002948	40404040 40404040			2104+	DC	CL8' '	was cross check skipped?	
00002950	00000000 00000000			2105+	DS	FD	gap	
00002958	00000000 00000000			2106+XC033	DS	XL16	Cross check Output	
00002960	00000000 00000000							
00002968	00000000 00000000			2107+	DS	XL16		
00002970	00000000 00000000							
00002978	00000000 00000000			2108+	DS	FD	gap	
00002980	00000000			2109+	DS	F		
				2110+*				
00002984				2111+X33	DS	0F		
00002984	E710 8ED3 0006		000010D3	2112+	VL	V1,V1FUDGE		
0000298A	E320 500C 0014		00002914	2113+	LGF	R2,V2_33	get v2 address	
00002990	E722 0000 0006		00000000	2114+	VL	V2,0(R2)		
00002996				2117+	DS	0H	E64E VCVBQ	
00002996	E6			2118+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)	
00002997	22			2119+	DC	X'22'	v2, v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002998	00			2120+	DC	X'00'	reserved
00002999	A0			2121+	DC	HL1'160'	m3, reserved
0000299A	00			2122+	DC	X'00'	reserved, RXB
0000299B	4E			2123+	DC	X'4E'	
0000299C	E720 5028 000E		00002930	2125+	VST	V2,V1033	save instruction result
000029A2	07FB			2126+	BR	R11	return
000029A4				2127+RE33	DS	0F	expected 16 byte result
000029A4				2128+	DROP	R5	
000029A4	00000000 00000000			2129	DC	XL16'0000000000000000 0000000000000000'	v1
000029AC	00000000 00000000						
000029B4	00000000 00000000			2130	DC	XL16'0000000000000000 0000000000000009'	v2
000029BC	00000000 00000009						
				2131			
000029C8				2132	VRR_K	VCVBQ,X'A',S	
000029C8		000029C8		2133+	DS	0FD	
000029C8	00002A44			2134+	USING	*,R5	base for test data and test routine
000029CC	0022			2135+T34	DC	A(X34)	address of test routine
000029CE	00			2136+	DC	H'34'	test number
000029CF	E2			2137+	DC	X'00'	
000029D0	0A			2138+	DC	CL1'S'	Y = skip cross check
000029D4	00002A74			2139+	DC	X'A'	m3
000029D8	E5C3E5C2 D8404040			2140+V2_34	DC	A(RE34+16)	address of v2: 16-byte packed decimal
000029E0	00000010			2141+	DC	CL8'VCVBQ'	instruction name
000029E4	00002A64			2142+	DC	A(16)	result length
000029E8	00000000 00000000			2143+	DC	A(RE34)	address of expected resul
000029F0	00000000 00000000			2144+	DS	FD	gap
000029F8	00000000 00000000			2145+V1034	DS	XL16	V1 output
00002A00	00000000 00000000			2146+	DS	FD	gap
00002A08	40404040 40404040			2147+	DC	CL8' '	was cross check skipped?
00002A10	00000000 00000000			2148+	DS	FD	gap
00002A18	00000000 00000000			2149+XC034	DS	XL16	Cross check Output
00002A20	00000000 00000000						
00002A28	00000000 00000000			2150+	DS	XL16	
00002A30	00000000 00000000						
00002A38	00000000 00000000			2151+	DS	FD	gap
00002A40	00000000			2152+	DS	F	
				2153+*			
00002A44				2154+X34	DS	0F	
00002A44	E710 8ED3 0006		000010D3	2155+	VL	V1,V1FUDGE	
00002A4A	E320 500C 0014		000029D4	2156+	LGF	R2,V2_34	get v2 address
00002A50	E722 0000 0006		00000000	2157+	VL	V2,0(R2)	
00002A56				2160+	DS	0H	E64E VCVBQ
00002A56	E6			2161+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00002A57	22			2162+	DC	X'22'	v2, v2
00002A58	00			2163+	DC	X'00'	reserved
00002A59	A0			2164+	DC	HL1'160'	m3, reserved
00002A5A	00			2165+	DC	X'00'	reserved, RXB
00002A5B	4E			2166+	DC	X'4E'	
00002A5C	E720 5028 000E		000029F0	2168+	VST	V2,V1034	save instruction result
00002A62	07FB			2169+	BR	R11	return
00002A64				2170+RE34	DS	0F	expected 16 byte result
00002A64				2171+	DROP	R5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002A64	00000000 00000000			2172	DC	XL16'0000000000000000 0000000000000001'	v1
00002A6C	00000000 00000001						
00002A74	00000000 00000000			2173	DC	XL16'0000000000000000 0000000000000019'	v2
00002A7C	00000000 00000019						
				2174			
00002A88				2175	VRR_K	VCVBQ,X'A',S	
00002A88		00002A88		2176+	DS	0FD	
00002A88	00002B04			2177+	USING	*,R5	base for test data and test routine
00002A8C	0023			2178+T35	DC	A(X35)	address of test routine
00002A8E	00			2179+	DC	H'35'	test number
00002A8F	E2			2180+	DC	X'00'	
00002A90	0A			2181+	DC	CL1'S'	Y = skip cross check
00002A94	00002B34			2182+	DC	X'A'	m3
00002A98	E5C3E5C2 D8404040			2183+V2_35	DC	A(RE35+16)	address of v2: 16-byte packed decimal
00002AA0	00000010			2184+	DC	CL8'VCVBQ'	instruction name
00002AA4	00002B24			2185+	DC	A(16)	result length
00002AA8	00000000 00000000			2186+	DC	A(RE35)	address of expected resul
00002AB0	00000000 00000000			2187+	DS	FD	gap
00002AB8	00000000 00000000			2188+V1035	DS	XL16	V1 output
00002AC0	00000000 00000000			2189+	DS	FD	gap
00002AC8	40404040 40404040			2190+	DC	CL8' '	was cross check skipped?
00002AD0	00000000 00000000			2191+	DS	FD	gap
00002AD8	00000000 00000000			2192+XC035	DS	XL16	Cross check Output
00002AE0	00000000 00000000						
00002AE8	00000000 00000000			2193+	DS	XL16	
00002AF0	00000000 00000000						
00002AF8	00000000 00000000			2194+	DS	FD	gap
00002B00	00000000			2195+	DS	F	
				2196+*			
00002B04				2197+X35	DS	0F	
00002B04	E710 8ED3 0006		000010D3	2198+	VL	V1,V1FUDGE	
00002B0A	E320 500C 0014		00002A94	2199+	LGF	R2,V2_35	get v2 address
00002B10	E722 0000 0006		00000000	2200+	VL	V2,0(R2)	
00002B16				2203+	DS	0H	E64E VCVBQ
00002B16	E6			2204+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00002B17	22			2205+	DC	X'22'	v2, v2
00002B18	00			2206+	DC	X'00'	reserved
00002B19	A0			2207+	DC	HL1'160'	m3, reserved
00002B1A	00			2208+	DC	X'00'	reserved, RXB
00002B1B	4E			2209+	DC	X'4E'	
00002B1C	E720 5028 000E		00002AB0	2211+	VST	V2,V1035	save instruction result
00002B22	07FB			2212+	BR	R11	return
00002B24				2213+RE35	DS	0F	expected 16 byte result
00002B24				2214+	DROP	R5	
00002B24	00000000 00000000			2215	DC	XL16'0000000000000000 7FFFFFFFFFFFFFFFFF'	v1
00002B2C	7FFFFFFFF FFFFFFFF						
00002B34	00000000 00009223			2216	DC	XL16'0000000000009223 3720368547758079'	v2
00002B3C	37203685 47758079						
				2217			
				2218	VRR_K	VCVBQ,X'A',S	
00002B48				2219+	DS	0FD	
00002B48		00002B48		2220+	USING	*,R5	base for test data and test routine
00002B48	00002BC4			2221+T36	DC	A(X36)	address of test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002B4C	0024			2222+	DC	H'36'	test number
00002B4E	00			2223+	DC	X'00'	
00002B4F	E2			2224+	DC	CL1'S'	Y = skip cross check
00002B50	0A			2225+	DC	X'A'	m3
00002B54	00002BF4			2226+V2_36	DC	A(RE36+16)	address of v2: 16-byte packed decimal
00002B58	E5C3E5C2 D8404040			2227+	DC	CL8'VCVBQ'	instruction name
00002B60	00000010			2228+	DC	A(16)	result length
00002B64	00002BE4			2229+	DC	A(RE36)	address of expected resul
00002B68	00000000 00000000			2230+	DS	FD	gap
00002B70	00000000 00000000			2231+V1036	DS	XL16	V1 output
00002B78	00000000 00000000						
00002B80	00000000 00000000			2232+	DS	FD	gap
00002B88	40404040 40404040			2233+	DC	CL8' '	was cross check skipped?
00002B90	00000000 00000000			2234+	DS	FD	gap
00002B98	00000000 00000000			2235+XC036	DS	XL16	Cross check Output
00002BA0	00000000 00000000						
00002BA8	00000000 00000000			2236+	DS	XL16	
00002BB0	00000000 00000000						
00002BB8	00000000 00000000			2237+	DS	FD	gap
00002BC0	00000000			2238+	DS	F	
				2239+*			
00002BC4				2240+X36	DS	0F	
00002BC4	E710 8ED3 0006		000010D3	2241+	VL	V1,V1FUDGE	
00002BCA	E320 500C 0014		00002B54	2242+	LGF	R2,V2_36	get v2 address
00002BD0	E722 0000 0006		00000000	2243+	VL	V2,0(R2)	
00002BD6				2246+	DS	0H	E64E VCVBQ
00002BD6	E6			2247+	DC	X'E6'	- VECTOR CONVERT TO BINARY (128)
00002BD7	22			2248+	DC	X'22'	v2, v2
00002BD8	00			2249+	DC	X'00'	reserved
00002BD9	A0			2250+	DC	HL1'160'	m3, reserved
00002BDA	00			2251+	DC	X'00'	reserved, RXB
00002BDB	4E			2252+	DC	X'4E'	
00002BDC	E720 5028 000E		00002B70	2254+	VST	V2,V1036	save instruction result
00002BE2	07FB			2255+	BR	R11	return
00002BE4				2256+RE36	DS	0F	expected 16 byte result
00002BE4				2257+	DROP	R5	
00002BE4	0000007E 37BE2022			2258	DC	XL16'0000007E37BE2022 C0914B267FFFFFFF'	v1
00002BEC	C0914B26 7FFFFFFF						
00002BF4	99999999 99999999			2259	DC	XL16'9999999999999999 9999999999999999'	v2
00002BFC	99999999 99999999						
				2260			
				2261			
				2262			
00002C04	00000000			2263	DC	F'0'	END OF TABLE
00002C08	00000000			2264	DC	F'0'	
				2265 *			
				2266 *		table of pointers to individual tests	
				2267 *			
00002C0C				2268 E6TESTS	DS	0F	
				2269	PTTABLE		
00002C0C				2270+TTABLE	DS	0F	
00002C0C	00001108			2271+	DC	A(T1)	TEST &CUR
00002C10	000011C8			2272+	DC	A(T2)	TEST &CUR
00002C14	00001288			2273+	DC	A(T3)	TEST &CUR

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002C18	00001348			2274+	DC	A(T4)	TEST &CUR
00002C1C	00001408			2275+	DC	A(T5)	TEST &CUR
00002C20	000014C8			2276+	DC	A(T6)	TEST &CUR
00002C24	00001588			2277+	DC	A(T7)	TEST &CUR
00002C28	00001648			2278+	DC	A(T8)	TEST &CUR
00002C2C	00001708			2279+	DC	A(T9)	TEST &CUR
00002C30	000017C8			2280+	DC	A(T10)	TEST &CUR
00002C34	00001888			2281+	DC	A(T11)	TEST &CUR
00002C38	00001948			2282+	DC	A(T12)	TEST &CUR
00002C3C	00001A08			2283+	DC	A(T13)	TEST &CUR
00002C40	00001AC8			2284+	DC	A(T14)	TEST &CUR
00002C44	00001B88			2285+	DC	A(T15)	TEST &CUR
00002C48	00001C48			2286+	DC	A(T16)	TEST &CUR
00002C4C	00001D08			2287+	DC	A(T17)	TEST &CUR
00002C50	00001DC8			2288+	DC	A(T18)	TEST &CUR
00002C54	00001E88			2289+	DC	A(T19)	TEST &CUR
00002C58	00001F48			2290+	DC	A(T20)	TEST &CUR
00002C5C	00002008			2291+	DC	A(T21)	TEST &CUR
00002C60	000020C8			2292+	DC	A(T22)	TEST &CUR
00002C64	00002188			2293+	DC	A(T23)	TEST &CUR
00002C68	00002248			2294+	DC	A(T24)	TEST &CUR
00002C6C	00002308			2295+	DC	A(T25)	TEST &CUR
00002C70	000023C8			2296+	DC	A(T26)	TEST &CUR
00002C74	00002488			2297+	DC	A(T27)	TEST &CUR
00002C78	00002548			2298+	DC	A(T28)	TEST &CUR
00002C7C	00002608			2299+	DC	A(T29)	TEST &CUR
00002C80	000026C8			2300+	DC	A(T30)	TEST &CUR
00002C84	00002788			2301+	DC	A(T31)	TEST &CUR
00002C88	00002848			2302+	DC	A(T32)	TEST &CUR
00002C8C	00002908			2303+	DC	A(T33)	TEST &CUR
00002C90	000029C8			2304+	DC	A(T34)	TEST &CUR
00002C94	00002A88			2305+	DC	A(T35)	TEST &CUR
00002C98	00002B48			2306+	DC	A(T36)	TEST &CUR
				2307+*			
00002C9C	00000000			2308+	DC	A(0)	END OF TABLE
00002CA0	00000000			2309+	DC	A(0)	
				2310			
00002CA4	00000000			2311	DC	F'0'	END OF TABLE
00002CA8	00000000			2312	DC	F'0'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				2314	*****		
				2315	* Register equates		
				2316	*****		
		00000000	00000001	2318	R0	EQU	0
		00000001	00000001	2319	R1	EQU	1
		00000002	00000001	2320	R2	EQU	2
		00000003	00000001	2321	R3	EQU	3
		00000004	00000001	2322	R4	EQU	4
		00000005	00000001	2323	R5	EQU	5
		00000006	00000001	2324	R6	EQU	6
		00000007	00000001	2325	R7	EQU	7
		00000008	00000001	2326	R8	EQU	8
		00000009	00000001	2327	R9	EQU	9
		0000000A	00000001	2328	R10	EQU	10
		0000000B	00000001	2329	R11	EQU	11
		0000000C	00000001	2330	R12	EQU	12
		0000000D	00000001	2331	R13	EQU	13
		0000000E	00000001	2332	R14	EQU	14
		0000000F	00000001	2333	R15	EQU	15
				2335	*****		
				2336	* Register equates		
				2337	*****		
		00000000	00000001	2339	V0	EQU	0
		00000001	00000001	2340	V1	EQU	1
		00000002	00000001	2341	V2	EQU	2
		00000003	00000001	2342	V3	EQU	3
		00000004	00000001	2343	V4	EQU	4
		00000005	00000001	2344	V5	EQU	5
		00000006	00000001	2345	V6	EQU	6
		00000007	00000001	2346	V7	EQU	7
		00000008	00000001	2347	V8	EQU	8
		00000009	00000001	2348	V9	EQU	9
		0000000A	00000001	2349	V10	EQU	10
		0000000B	00000001	2350	V11	EQU	11
		0000000C	00000001	2351	V12	EQU	12
		0000000D	00000001	2352	V13	EQU	13
		0000000E	00000001	2353	V14	EQU	14
		0000000F	00000001	2354	V15	EQU	15
		00000010	00000001	2355	V16	EQU	16
		00000011	00000001	2356	V17	EQU	17
		00000012	00000001	2357	V18	EQU	18
		00000013	00000001	2358	V19	EQU	19
		00000014	00000001	2359	V20	EQU	20
		00000015	00000001	2360	V21	EQU	21
		00000016	00000001	2361	V22	EQU	22
		00000017	00000001	2362	V23	EQU	23
		00000018	00000001	2363	V24	EQU	24
		00000019	00000001	2364	V25	EQU	25
		0000001A	00000001	2365	V26	EQU	26
		0000001B	00000001	2366	V27	EQU	27

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES															
BEGIN	I	00000200	2	215	180	211	212	213												
CTLR0	F	0000057C	4	492	225	226	227	228												
DECNUM	C	000010B3	16	567	337	339	346	348	375	377	384	386								
DONEXT	U	00000310	1	290																
E6TEST	4	00000000	124	581	274															
E6TESTS	F	00002C0C	4	2268	267															
EDIT	X	00001087	18	562	338	347	376	385												
ENDTEST	U	00000452	1	406	272															
EOJ	I	00000560	4	482	260	409														
EOJPSW	D	00000550	8	480	482															
FAILCONT	U	00000442	1	396																
FAILED	F	00001000	4	526	358	398	407													
FAILMSG	U	000003F8	1	373	288															
FAILPSW	D	00000568	8	484	486															
FAILTEST	I	00000578	4	486	410															
FB0001	F	00000290	8	244	248	249	251													
FPCINIT	X	00000584	4	494																
IMAGE	1	00000000	11436	0																
K	U	00000400	1	509	510	511	512													
K64	U	00010000	1	511																
M3	U	00000008	1	586	345	383														
MB	U	00100000	1	512																
MSG	I	00000498	4	442	259	425														
MSGCMD	C	000004E6	9	472	455	456														
MSGMSG	C	000004EF	95	473	449	470	447													
MSGMVC	I	000004E0	6	470	453															
MSGOK	I	000004AE	2	451	448															
MSGRET	I	000004CE	4	466	459	462														
MSGSAVE	F	000004D4	4	469	445	466														
NEXTE6	U	000002E4	1	269	292	401														
OPNAME	C	00000010	8	589	307	342	380													
PAGE	U	00001000	1	510																
PRT3	C	0000109D	18	565	338	339	340	347	348	349	376	377	378	385	386	387				
PRTLNE	C	00001008	13	535	542	390														
PRTLNG	U	0000003C	1	542	389															
PRTM3	C	00001041	2	540	387															
PRTNAME	C	00001030	8	538	380															
PRTNUM	C	00001015	3	536	378															
R0	U	00000000	1	2318	174	225	228	248	250	251	252	257	276	277	352	357	358			
					389	397	398	424	426	442	445	447	449	451	466					
R1	U	00000001	1	2319	258	286	287	328	329	353	390	407	408	456	470					
R10	U	0000000A	1	2328	213	222	223													
R11	U	0000000B	1	2329	279	280	736	779	822	865	908	951	994	1040	1083	1126	1169			
						1212	1255	1298	1344	1387	1430	1473	1516	1559	1602	1647	1690	1733		
						1776	1823	1866	1909	1952	1995	2038	2081	2126	2169	2212	2255			
R12	U	0000000C	1	2330	267	270	291	400												
R13	U	0000000D	1	2331																
R14	U	0000000E	1	2332																
R15	U	0000000F	1	2333	282	302	312	331	351	354	355	359	391	419	429	430				
R2	U	00000002	1	2320	259	336	337	344	345	346	374	375	382	383	384	424	425			
						426	443	445	451	452	453	455	461	466	467	723	724	766		
						767	809	810	852	853	895	896	938	939	981	982	1027	1028		
						1070	1071	1113	1114	1156	1157	1199	1200	1242	1243	1285	1286	1331		
						1332	1374	1375	1417	1418	1460	1461	1503	1504	1546	1547	1589	1590		
						1634	1635	1677	1678	1720	1721	1763	1764	1810	1811	1853	1854	1896		
						1897	1939	1940	1982	1983	2025	2026	2068	2069	2113	2114	2156	2157		

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
V26	U	0000001A	1	2365		
V27	U	0000001B	1	2366		
V28	U	0000001C	1	2367		
V29	U	0000001D	1	2368		
V2ADDR	A	0000000C	4	588	328	
V2_1	A	00001114	4	707	723	
V2_10	A	000017D4	4	1097	1113	
V2_11	A	00001894	4	1140	1156	
V2_12	A	00001954	4	1183	1199	
V2_13	A	00001A14	4	1226	1242	
V2_14	A	00001AD4	4	1269	1285	
V2_15	A	00001B94	4	1315	1331	
V2_16	A	00001C54	4	1358	1374	
V2_17	A	00001D14	4	1401	1417	
V2_18	A	00001DD4	4	1444	1460	
V2_19	A	00001E94	4	1487	1503	
V2_2	A	000011D4	4	750	766	
V2_20	A	00001F54	4	1530	1546	
V2_21	A	00002014	4	1573	1589	
V2_22	A	000020D4	4	1618	1634	
V2_23	A	00002194	4	1661	1677	
V2_24	A	00002254	4	1704	1720	
V2_25	A	00002314	4	1747	1763	
V2_26	A	000023D4	4	1794	1810	
V2_27	A	00002494	4	1837	1853	
V2_28	A	00002554	4	1880	1896	
V2_29	A	00002614	4	1923	1939	
V2_3	A	00001294	4	793	809	
V2_30	A	000026D4	4	1966	1982	
V2_31	A	00002794	4	2009	2025	
V2_32	A	00002854	4	2052	2068	
V2_33	A	00002914	4	2097	2113	
V2_34	A	000029D4	4	2140	2156	
V2_35	A	00002A94	4	2183	2199	
V2_36	A	00002B54	4	2226	2242	
V2_4	A	00001354	4	836	852	
V2_5	A	00001414	4	879	895	
V2_6	A	000014D4	4	922	938	
V2_7	A	00001594	4	965	981	
V2_8	A	00001654	4	1011	1027	
V2_9	A	00001714	4	1054	1070	
V3	U	00000003	1	2342	326	
V30	U	0000001E	1	2369		
V31	U	0000001F	1	2370		
V4	U	00000004	1	2343		
V5	U	00000005	1	2344		
V6	U	00000006	1	2345		
V7	U	00000007	1	2346		
V8	U	00000008	1	2347		
V9	U	00000009	1	2348		
WK1	F	00000078	4	600		
X0001	U	000002B8	1	247	235	248
X1	F	00001184	4	721	702	
X10	F	00001844	4	1111	1092	
X11	F	00001904	4	1154	1135	
X12	F	000019C4	4	1197	1178	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X13	F	00001A84	4	1240	1221
X14	F	00001B44	4	1283	1264
X15	F	00001C04	4	1329	1310
X16	F	00001CC4	4	1372	1353
X17	F	00001D84	4	1415	1396
X18	F	00001E44	4	1458	1439
X19	F	00001F04	4	1501	1482
X2	F	00001244	4	764	745
X20	F	00001FC4	4	1544	1525
X21	F	00002084	4	1587	1568
X22	F	00002144	4	1632	1613
X23	F	00002204	4	1675	1656
X24	F	000022C4	4	1718	1699
X25	F	00002384	4	1761	1742
X26	F	00002444	4	1808	1789
X27	F	00002504	4	1851	1832
X28	F	000025C4	4	1894	1875
X29	F	00002684	4	1937	1918
X3	F	00001304	4	807	788
X30	F	00002744	4	1980	1961
X31	F	00002804	4	2023	2004
X32	F	000028C4	4	2066	2047
X33	F	00002984	4	2111	2092
X34	F	00002A44	4	2154	2135
X35	F	00002B04	4	2197	2178
X36	F	00002BC4	4	2240	2221
X4	F	000013C4	4	850	831
X5	F	00001484	4	893	874
X6	F	00001544	4	936	917
X7	F	00001604	4	979	960
X8	F	000016C4	4	1025	1006
X9	F	00001784	4	1068	1049
XC0001	U	000002E0	1	261	253
XCFAILMSG	H	0000035E	2	335	330
XCHECK	U	00000318	1	299	282
XC01	X	00001158	16	716	
XC010	X	00001818	16	1106	
XC011	X	000018D8	16	1149	
XC012	X	00001998	16	1192	
XC013	X	00001A58	16	1235	
XC014	X	00001B18	16	1278	
XC015	X	00001BD8	16	1324	
XC016	X	00001C98	16	1367	
XC017	X	00001D58	16	1410	
XC018	X	00001E18	16	1453	
XC019	X	00001ED8	16	1496	
XC02	X	00001218	16	759	
XC020	X	00001F98	16	1539	
XC021	X	00002058	16	1582	
XC022	X	00002118	16	1627	
XC023	X	000021D8	16	1670	
XC024	X	00002298	16	1713	
XC025	X	00002358	16	1756	
XC026	X	00002418	16	1803	
XC027	X	000024D8	16	1846	
XC028	X	00002598	16	1889	

MACRO	DEFN	REFERENCES																
FCHECK PTTABLE VCVBQ	69	234																
	664	2269																
	127	725	768	811	854	897	940	983	1029	1072	1115	1158	1201	1244	1287	1333	1376	1419
VCVDQ VRR_K		1462	1505	1548	1591	1636	1679	1722	1765	1812	1855	1898	1941	1984	2027	2070	2115	2158
		2201	2244															
	154	317																
	613	699	742	785	828	871	914	957	1003	1046	1089	1132	1175	1218	1261	1307	1350	1393
		1436	1479	1522	1565	1610	1653	1696	1739	1786	1829	1872	1915	1958	2001	2044	2089	2132
		2175	2218															

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	11436	0000-2CAB	0000-2CAB
Region		11436	0000-2CAB	0000-2CAB
CSECT	ZVE6TST	11436	0000-2CAB	0000-2CAB

STMT	FILE NAME
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

```
1 /devstor/sharedvfp/tests/zvector-e6-23-VCVBQ.asm
```

**** NO ERRORS FOUND ****