

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 * Zvector E7 instruction tests for VRR-d encoded:
				5 *
				6 * E789 VBLEND - Vector Blend
				7 *
				8 * James Wekel March 2026
				9 *****
				11 *****
				12 *
				13 * basic instruction tests
				14 *
				15 *****
				16 * This program tests proper functioning of the z/arch E7 VRR-d
				17 * Vector Blend instruction.
				18 * Exceptions are not tested.
				19 *
				20 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				21 * obvious coding errors. None of the tests are thorough. They are
				22 * NOT designed to test all aspects of any of the instructions.
				23 *
				24 *****
				25 *
				26 * *Testcase zvector-e7-31-VBLEND
				27 * *
				28 * * Zvector E7 instruction tests for VRR-d encoded:
				29 * *
				30 * * E789 VBLEND - Vector Blend
				31 * *
				32 * * # -----
				33 * * # This tests only the basic function of the instruction.
				34 * * # Exceptions are NOT tested.
				35 * * # -----
				36 * *
				37 * mainsize 2
				38 * numcpu 1
				39 * sysclear
				40 * archlvl z/Arch
				41 * *
				42 * loadcore "\$(testpath)/zvector-e7-31-VBLEND.core" 0x0
				43 * *
				44 * diag8cmd enable # (needed for messages to Hercules console)
				45 * runtest 5 #
				46 * diag8cmd disable # (reset back to default)
				47 * *
				48 * *Done
				49 * *
				50 *****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				52 *****
				53 * FCHECK Macro - Is a Facility Bit set?
				54 *
				55 * If the facility bit is NOT set, an message is issued and
				56 * the test is skipped.
				57 *
				58 * Fcheck uses R0, R1 and R2
				59 *
				60 * eg. FCHECK 134,'vector-packed-decimal'
				61 *****
				62 MACRO
				63 FCHECK &BITNO,&NOTSETMSG
				64 .* &BITNO : facility bit number to check
				65 .* &NOTSETMSG : 'facility name'
				66 LCLA &FBBYTE Facility bit in Byte
				67 LCLA &FBBIT Facility bit within Byte
				68
				69 LCLA &L(8)
				70 &L(1) SetA 128,64,32,16,8,4,2,1 bit positions within byte
				71
				72 &FBBYTE SETA &BITNO/8
				73 &FBBIT SETA &L((&BITNO-(&FBBYTE*8))+1)
				74 .* MNOTE 0,'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				75
				76 B X&SYSNDX
				77 * Fcheck data area
				78 * skip messgae
				79 SKT&SYSNDX DC C' Skipping tests: '
				80 DC C&NOTSETMSG
				81 DC C' (bit &BITNO) is not installed.'
				82 SKL&SYSNDX EQU *-SKT&SYSNDX
				83 * facility bits
				84 DS FD gap
				85 FB&SYSNDX DS 4FD
				86 DS FD gap
				87 *
				88 X&SYSNDX EQU *
				89 LA R0,((X&SYSNDX-FB&SYSNDX)/8)-1
				90 STFLE FB&SYSNDX get facility bits
				91
				92 XGR R0,R0
				93 IC R0,FB&SYSNDX+&FBBYTE get fbit byte
				94 N R0,=F'&FBBIT' is bit set?
				95 BNZ XC&SYSNDX
				96 *
				97 * facility bit not set, issue message and exit
				98 *
				99 LA R0,SKL&SYSNDX message length
				100 LA R1,SKT&SYSNDX message address
				101 BAL R2,MSG
				102
				103 B EOJ
				104 XC&SYSNDX EQU *
				105 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				107 *****
				108 * (pending E789 VBLEND - Vector Blend
				109 * inclusion in SATK ASAM)
				110 *
				111 * VBLEND Macro to help build VBLEND instruction
				112 * VBLEND m5
				113 *
				114 * Note: v1, v2, v3, v4 are fixed vector registers:
				115 * v1 = 1; v2 = 2, v3 = 3, v4 = 4
				116 * m5 are specified in hex eg. x'0'
				117 *****
				118 MACRO
				119 VBLEND &M5
				120 . * &M5 - m5 for VBLEND instruction
				121 LCLA &V3M5
				122 &V3M5 SETA +(+X'30'+&M5)
				123 SPACE 1
				124 DS 0H E789 VBLEND
				125 DC X'E7' - Vector Blend
				126 DC X'12' v1, v2
				127 DC HL1'&V3M5' v3, m5
				128 DC x'00' reserved
				129 DC x'40' v4, RXB
				130 DC X'89'
				131 SPACE 1
				132 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				134	*****
				135	* Low core PSWs
				136	*****
00000000		00000000	00002DEB	137	ZVE7TST START 0
		00000000		138	USING ZVE7TST,R0 Low core addressability
		00000140	00000000	139	
				140	SVOLDPSW EQU ZVE7TST+X'140' z/Arch Supervisor call old PSW
00000000		00000000	000001A0	142	ORG ZVE7TST+X'1A0' z/Architecture RESTART PSW
000001A0	00000001 80000000			143	DC X'0000000180000000'
000001A8	00000000 00000200			144	DC AD(BEGIN)
000001B0		000001B0	000001D0	146	ORG ZVE7TST+X'1D0' z/Architecture PROGRAM CHECK PSW
000001D0	00020001 80000000			147	DC X'0002000180000000'
000001D8	00000000 0000DEAD			148	DC AD(X'DEAD')
000001E0		000001E0	00000200	150	ORG ZVE7TST+X'200' Start of actual test program...
				152	*****
				153	* The actual "ZVE7TST" program itself...
				154	*****
				155	* Architecture Mode: z/Arch
				156	* Register Usage:
				157	
				158	* R0 (work)
				159	* R1-4 (work)
				160	* R5 Testing control table - current test base
				161	* R6-R7 (work)
				162	* R8 First base register
				163	* R9 Second base register
				164	* R10 Third base register
				165	* R11 E7TEST call return
				166	* R12 E7TESTS register
				167	* R13 (work)
				168	* R14 Subroutine call
				169	* R15 Secondary Subroutine call or work
				170	* R15 Secondary Subroutine call or work
				171	*
				172	*****
00000200		00000200		174	USING BEGIN,R8 FIRST Base Register
00000200		00001200		175	USING BEGIN+4096,R9 SECOND Base Register
00000200		00002200		176	USING BEGIN+8192,R10 THIRD Base Register
00000200	0580			178	BEGIN BALR R8,0 Inititalize FIRST base register
00000202	0680			179	BCTR R8,0 Inititalize FIRST base register
00000204	0680			180	BCTR R8,0 Inititalize FIRST base register
00000206	4190 8800		00000800	182	LA R9,2048(,R8) Inititalize SECOND base register
0000020A	4190 9800		00000800	183	LA R9,2048(,R9) Inititalize SECOND base register
				184	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000020E	41A0 9800		00000800	185	LA	R10,2048(,R9)	Initialize THIRD base register
00000212	41A0 A800		00000800	186	LA	R10,2048(,R10)	Initialize THIRD base register
				187			
00000216	B600 828C		0000048C	188	STCTL	R0,R0,CTLR0	Store CR0 to enable AFP
0000021A	9604 828D		0000048D	189	OI	CTLR0+1,X'04'	Turn on AFP bit
0000021E	9602 828D		0000048D	190	OI	CTLR0+1,X'02'	Turn on Vector bit
00000222	B700 828C		0000048C	191	LCTL	R0,R0,CTLR0	Reload updated CR0
				192			
				193	*****		
				194	* Is z/Architecture vector facility installed (bit 198)		
				195	*****		
				196			
00000226	47F0 80A8		000002A8	197	FCHECK	198,'Vector-enhancements facility 3'	
				198+	B	X0001	
				199+*			Fcheck data area
				200+*			skip messgae
0000022A	40404040 E2928997			201+SKT0001	DC	C' Skipping tests: '	
0000023E	E58583A3 96996085			202+	DC	C'Vector-enhancements facility 3'	
0000025C	404D8289 A340F1F9			203+	DC	C' (bit 198) is not installed.'	
		0000004E	00000001	204+SKL0001	EQU	*-SKT0001	
				205+*			facility bits
00000278	00000000 00000000			206+	DS	FD	gap
00000280	00000000 00000000			207+FB0001	DS	4FD	
000002A0	00000000 00000000			208+	DS	FD	gap
				209+*			
		000002A8	00000001	210+X0001	EQU	*	
000002A8	4100 0004		00000004	211+	LA	R0,((X0001-FB0001)/8)-1	
000002AC	B2B0 8080		00000280	212+	STFLE	FB0001	get facility bits
000002B0	B982 0000			213+	XGR	R0,R0	
000002B4	4300 8098		00000298	214+	IC	R0,FB0001+24	get fbit byte
000002B8	5400 8294		00000494	215+	N	R0,=F'2'	is bit set?
000002BC	4770 80D0		000002D0	216+	BNZ	XC0001	
				217+*			
				218+*	facility bit not set, issue message and exit		
				219+*			
000002C0	4100 004E		0000004E	220+	LA	R0,SKL0001	message length
000002C4	4110 802A		0000022A	221+	LA	R1,SKT0001	message address
000002C8	4520 81A8		000003A8	222+	BAL	R2,MSG	
000002CC	47F0 8270		00000470	223+	B	EOJ	
		000002D0	00000001	224+XC0001	EQU	*	

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					280	*****			
					281	*	RPTERROR	Report instruction test in error	
					282	*****			
0000032C	50F0	8190		00000390	284	RPTERROR	ST	R15,RPTSAVE	Save return address
00000330	5050	8194		00000394	285		ST	R5,RPTSVR5	Save R5
					286	*			
00000334	4820	5004		00000004	287		LH	R2,TNUM	get test number and convert
00000338	4E20	8E73		00001073	288		CVD	R2,DECNUM	
0000033C	D211	8E5D	8E47	0000105D	289		MVC	PRT3,EDIT	
00000342	DE11	8E5D	8E73	0000105D	290		ED	PRT3,DECNUM	
00000348	D202	8E18	8E6A	00001018	291		MVC	PRTNUM(3),PRT3+13	fill in message with test #
					292				
0000034E	D207	8E33	5008	00001033	293		MVC	PRTNAME,OPNAME	fill in message with instruction
					294	*			
00000354	E320	5007	0076	00000007	295		LB	R2,m5	get m5 and convert
0000035A	4E20	8E73		00001073	296		CVD	R2,DECNUM	
0000035E	D211	8E5D	8E47	0000105D	297		MVC	PRT3,EDIT	
00000364	DE11	8E5D	8E73	0000105D	298		ED	PRT3,DECNUM	
0000036A	D201	8E44	8E6B	00001044	299		MVC	PRTM5(2),PRT3+14	fill in message with m4 field
					301	*			
					302	*			
					303	*			
00000370	9002	8198		00000398	304		STM	R0,R2,RPTDWSAV	save regs used by MSG
00000374	4100	003F		0000003F	305		LA	R0,PRTLNG	message length
00000378	4110	8E08		00001008	306		LA	R1,PRTLINE	messagfe address
0000037C	4520	81A8		000003A8	307		BAL	R2,MSG	call Hercules console MSG display
00000380	9802	8198		00000398	308		LM	R0,R2,RPTDWSAV	restore regs
00000384	5850	8194		00000394	310		L	R5,RPTSVR5	Restore R5
00000388	58F0	8190		00000390	311		L	R15,RPTSAVE	Restore return address
0000038C	07FF				312		BR	R15	Return to caller
00000390	00000000				314	RPTSAVE	DC	F'0'	R15 save area
00000394	00000000				315	RPTSVR5	DC	F'0'	R5 save area
00000398	00000000	00000000			317	RPTDWSAV	DC	2D'0'	R0-R2 save area for MSG call

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				358 *****
				359 * Normal completion or Abnormal termination PSWs
				360 *****
00000460	00020001 80000000			362 EOJPSW DC 0D'0',X'0002000180000000',AD(0)
00000470	B2B2 8260		00000460	364 EOJ LPSWE EOJPSW Normal completion
00000478	00020001 80000000			366 FAILPSW DC 0D'0',X'0002000180000000',AD(X'BAD')
00000488	B2B2 8278		00000478	368 FAILTEST LPSWE FAILPSW Abnormal termination
				370 *****
				371 * Working Storage
				372 *****
0000048C	00000000			374 CTLR0 DS F CR0
00000490	00000000			375 DS F
00000494				377 LTORG , Literals pool
00000494	00000002			378 =F'2'
00000498	00002D44			379 =A(E7TESTS)
0000049C	00000001			380 =F'1'
000004A0	0000			381 =H'0'
000004A2	005F			382 =AL2(L'MSGMSG)
				383
				384 * some constants
				385
	00000400	00000001		386 K EQU 1024 One KB
	00001000	00000001		387 PAGE EQU (4*K) Size of one page
	00010000	00000001		388 K64 EQU (64*K) 64 KB
	00100000	00000001		389 MB EQU (K*K) 1 MB
				390
	AABBCCDD	00000001		391 REG2PATT EQU X'AABBCCDD' Polluted Register pattern
	000000DD	00000001		392 REG2LOW EQU X'DD' (last byte above)

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT	
					435 *****	
					436 * E7TEST DSECT	
					437 *****	
					439 E7TEST DSECT ,	
00000000	00000000				440 TSUB DC A(0)	pointer to test
00000004	0000				441 TNUM DC H'00'	Test Number
00000006	00				442 DC X'00'	
00000007	00				443 M5 DC HL1'00'	m5 used
					444	
00000008	40404040	40404040			445 OPNAME DC CL8' '	E7 name
00000010	00000000				446 V2ADDR DC A(0)	address of v2 source
00000014	00000000				447 V3ADDR DC A(0)	address of v3 source
00000018	00000000				448 V4ADDR DC A(0)	address of v4 source
0000001C	00000000				449 RELEN DC A(0)	RESULT LENGTH
00000020	00000000				450 READDR DC A(0)	result (expected) address
00000028	00000000	00000000			451 DS FD	gap
00000030	00000000	00000000			452 V10OUTPUT DS XL16	V1 Output
00000040	00000000	00000000			453 DS FD	gap
					454	
					455 * test routine will be here (from VRR-d macro)	
					456 *	
					457 * followed by	
					458 * EXPECTED RESULT	
					460 ZVE7TST CSECT ,	
000010B4			00000000	00002DEB	461 DS 0F	
					463 *****	
					464 * Macros to help build test tables	
					465 *****	
					467 *	
					468 * macro to generate individual test	
					469 *	
					470 MACRO	
					471 VRR_D &INST,&M5	
					472 .*	&INST - VRR-d instruction under test
					473 .*	&m5 - m5 field
					474	
					475 GBLA &TNUM	
					476 &TNUM SETA &TNUM+1	
					477	
					478 DS 0FD	
					479 USING *,R5	base for test data and test routine
					480	
					481 T&TNUM DC A(X&TNUM)	address of test routine
					482 DC H'&TNUM'	test number
					483 DC X'00'	
					484 DC HL1'&M5'	m5
					485 DC CL8'&INST'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				486	DC	A(RE&TNUM+16)	address of v2 source
				487	DC	A(RE&TNUM+32)	address of v3 source
				488	DC	A(RE&TNUM+48)	address of v4 source
				489	DC	A(16)	result length
				490	REA&TNUM	DC A(RE&TNUM)	result address
				491	DS	FD	gap
				492	V10&TNUM	DS XL16	V1 output
				493	DS	FD	gap
				494	. *		
				495	*		
				496	X&TNUM	DS 0F	
				497	LGF	R1,V2ADDR	load v2 source
				498	VL	v2,0(R1)	use v22 to test decoder
				499			
				500	LGF	R1,V3ADDR	load v3 source
				501	VL	v3,0(R1)	use v23 to test decoder
				502			
				503	LGF	R1,V4ADDR	load v4 source
				504	VL	v4,0(R1)	use v24 to test decoder
				505			
				506	&INST	&M5	test instruction
				507	VST	V1,V10&TNUM	save v1 output
				508			
				509	BR	R11	return
				510			
				511	RE&TNUM	DC 0F	xl16 expected result
				512			
				513	DROP	R5	
				514	MEND		
				516	*		
				517	* macro to generate table of pointers to individual tests		
				518	*		
				519	MACRO		
				520	PTTABLE		
				521	GBLA	&TNUM	
				522	LCLA	&CUR	
				523	&CUR	SETA 1	
				524	. *		
				525	TTABLE	DS 0F	
				526	. LOOP	ANOP	
				527	. *		
				528	DC	A(T&CUR)	
				529	. *		
				530	&CUR	SETA &CUR+1	
				531	AIF	(&CUR LE &TNUM). LOOP	
				532	*		
				533	DC	A(0)	END OF TABLE
				534	DC	A(0)	
				535	. *		
				536	MEND		
				537			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				539 *****	
				540 * E7 VRR-d tests	
				541 *****	
000010B8	00000000 00000000			542 PRINT DATA	
				543 DS FD	
				544 *	
				545 * E789 VBLEND - Vector Blend	
				546 *	
				547 * VRR-d instruction, m5	
				548 * followed by	
				549 * 16 byte expected result (V1)	
				550 * 16 byte V2 source	
				551 * 16 byte V3 source	
				552 * 16 byte V4 source	
				553 * -----	
				554 * VBLEND - Vector Blend	
				555 * -----	
				556 * Byte m5 = 0	
				557	
000010C0				558 VRR_D VBLEND, 0	
000010C0		000010C0		559+ DS 0FD	
000010C0	00001108			560+ USING *, R5	base for test data and test routine
000010C4	0001			561+T1 DC A(X1)	address of test routine
000010C6	00			562+ DC H'1'	test number
000010C7	00			563+ DC X'00'	
000010C8	E5C2D3C5 D5C44040			564+ DC HL1'0'	m5
000010D0	0000114C			565+ DC CL8'VBLEND'	instruction name
000010D4	0000115C			566+ DC A(RE1+16)	address of v2 source
000010D8	0000116C			567+ DC A(RE1+32)	address of v3 source
000010DC	00000010			568+ DC A(RE1+48)	address of v4 source
000010E0	0000113C			569+ DC A(16)	result length
000010E8	00000000 00000000			570+REA1 DC A(RE1)	result address
000010F0	00000000 00000000			571+ DS FD	gap
000010F8	00000000 00000000			572+V101 DS XL16	V1 output
00001100	00000000 00000000			573+ DS FD	gap
				574+*	
00001108				575+X1 DS 0F	
00001108	E310 5010 0014		00000010	576+ LGF R1,V2ADDR	load v2 source
0000110E	E721 0000 0006		00000000	577+ VL v2,0(R1)	use v22 to test decoder
00001114	E310 5014 0014		00000014	578+ LGF R1,V3ADDR	load v3 source
0000111A	E731 0000 0006		00000000	579+ VL v3,0(R1)	use v23 to test decoder
00001120	E310 5018 0014		00000018	580+ LGF R1,V4ADDR	load v4 source
00001126	E741 0000 0006		00000000	581+ VL v4,0(R1)	use v24 to test decoder
0000112C				584+ DS 0H	E789 VBLEND
0000112C	E7			585+ DC X'E7'	- Vector Blend
0000112D	12			586+ DC X'12'	v1, v2
0000112E	30			587+ DC HL1'48'	v3, m5
0000112F	00			588+ DC x'00'	reserved
00001130	40			589+ DC x'40'	v4, RXB
00001131	89			590+ DC X'89'	
00001132	E710 5030 000E		000010F0	592+ VST V1,V101	save v1 output
00001138	07FB			593+ BR R11	return
0000113C				594+RE1 DC 0F	xl16 expected result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000113C				595+	DROP	R5	
0000113C	AAAAAAAA AAAAAAAAAA			596	DC	XL16 'AA'	result
00001144	AAAAAAAA AAAAAAAAAA						
0000114C	22222222 22222222			597	DC	XL16 '2222222222222222 2222222222222222'	v2
00001154	22222222 22222222						
0000115C	AAAAAAAA AAAAAAAAAA			598	DC	XL16 'AA'	v3
00001164	AAAAAAAA AAAAAAAAAA						
0000116C	00000000 00000000			599	DC	XL16 '0000000000000000 0000000000000000'	v4
00001174	00000000 00000000						
				600			
				601	VRR_D	VBLEND, 0	
00001180				602+	DS	0FD	
00001180		00001180		603+	USING	*, R5	base for test data and test routine
00001180	000011C8			604+T2	DC	A(X2)	address of test routine
00001184	0002			605+	DC	H'2'	test number
00001186	00			606+	DC	X'00'	
00001187	00			607+	DC	HL1'0'	m5
00001188	E5C2D3C5 D5C44040			608+	DC	CL8'VBLEND'	instruction name
00001190	0000120C			609+	DC	A(RE2+16)	address of v2 source
00001194	0000121C			610+	DC	A(RE2+32)	address of v3 source
00001198	0000122C			611+	DC	A(RE2+48)	address of v4 source
0000119C	00000010			612+	DC	A(16)	result length
000011A0	000011FC			613+REA2	DC	A(RE2)	result address
000011A8	00000000 00000000			614+	DS	FD	gap
000011B0	00000000 00000000			615+V102	DS	XL16	V1 output
000011B8	00000000 00000000						
000011C0	00000000 00000000			616+	DS	FD	gap
				617+*			
000011C8				618+X2	DS	0F	
000011C8	E310 5010 0014		00000010	619+	LGF	R1, V2ADDR	load v2 source
000011CE	E721 0000 0006		00000000	620+	VL	v2, 0(R1)	use v22 to test decoder
000011D4	E310 5014 0014		00000014	621+	LGF	R1, V3ADDR	load v3 source
000011DA	E731 0000 0006		00000000	622+	VL	v3, 0(R1)	use v23 to test decoder
000011E0	E310 5018 0014		00000018	623+	LGF	R1, V4ADDR	load v4 source
000011E6	E741 0000 0006		00000000	624+	VL	v4, 0(R1)	use v24 to test decoder
000011EC				627+	DS	0H	E789 VBLEND
000011EC	E7			628+	DC	X'E7'	- Vector Blend
000011ED	12			629+	DC	X'12'	v1, v2
000011EE	30			630+	DC	HL1'48'	v3, m5
000011EF	00			631+	DC	x'00'	reserved
000011F0	40			632+	DC	x'40'	v4, RXB
000011F1	89			633+	DC	X'89'	
000011F2	E710 5030 000E		000011B0	635+	VST	V1, V102	save v1 output
000011F8	07FB			636+	BR	R11	return
000011FC				637+RE2	DC	0F	xl16 expected result
000011FC				638+	DROP	R5	
000011FC	22222222 22222222			639	DC	XL16 '2222222222222222 2222222222222222'	result
00001204	22222222 22222222						
0000120C	22222222 22222222			640	DC	XL16 '2222222222222222 2222222222222222'	v2
00001214	22222222 22222222						
0000121C	AAAAAAAA AAAAAAAAAA			641	DC	XL16 'AA'	v3
00001224	AAAAAAAA AAAAAAAAAA						
0000122C	FFFFFFFF FFFFFFFF			642	DC	XL16 'FFFFFFFFFFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFFFF'	v4
00001234	FFFFFFFF FFFFFFFF						

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				643			
				644	VRR_D	VBLEND, 0	
00001240				645+	DS	0FD	
00001240		00001240		646+	USING	*, R5	base for test data and test routine
00001240	00001288			647+T3	DC	A(X3)	address of test routine
00001244	0003			648+	DC	H'3'	test number
00001246	00			649+	DC	X'00'	
00001247	00			650+	DC	HL1'0'	m5
00001248	E5C2D3C5 D5C44040			651+	DC	CL8'VBLEND'	instruction name
00001250	000012CC			652+	DC	A(RE3+16)	address of v2 source
00001254	000012DC			653+	DC	A(RE3+32)	address of v3 source
00001258	000012EC			654+	DC	A(RE3+48)	address of v4 source
0000125C	00000010			655+	DC	A(16)	result length
00001260	000012BC			656+REA3	DC	A(RE3)	result address
00001268	00000000 00000000			657+	DS	FD	gap
00001270	00000000 00000000			658+V103	DS	XL16	V1 output
00001278	00000000 00000000						
00001280	00000000 00000000			659+	DS	FD	gap
				660+*			
00001288				661+X3	DS	0F	
00001288	E310 5010 0014		00000010	662+	LGF	R1, V2ADDR	load v2 source
0000128E	E721 0000 0006		00000000	663+	VL	v2, 0(R1)	use v22 to test decoder
00001294	E310 5014 0014		00000014	664+	LGF	R1, V3ADDR	load v3 source
0000129A	E731 0000 0006		00000000	665+	VL	v3, 0(R1)	use v23 to test decoder
000012A0	E310 5018 0014		00000018	666+	LGF	R1, V4ADDR	load v4 source
000012A6	E741 0000 0006		00000000	667+	VL	v4, 0(R1)	use v24 to test decoder
000012AC				670+	DS	0H	E789 VBLEND
000012AC	E7			671+	DC	X'E7'	- Vector Blend
000012AD	12			672+	DC	X'12'	v1, v2
000012AE	30			673+	DC	HL1'48'	v3, m5
000012AF	00			674+	DC	x'00'	reserved
000012B0	40			675+	DC	x'40'	v4, RXB
000012B1	89			676+	DC	X'89'	
000012B2	E710 5030 000E		00001270	678+	VST	V1, V103	save v1 output
000012B8	07FB			679+	BR	R11	return
000012BC				680+RE3	DC	0F	xl16 expected result
000012BC				681+	DROP	R5	
000012BC	AA22AA22 AA22AA22			682	DC	XL16'AA22AA22AA22AA22 AA22AA22AA22AA22'	result
000012C4	AA22AA22 AA22AA22						
000012CC	22222222 22222222			683	DC	XL16'2222222222222222 2222222222222222'	v2
000012D4	22222222 22222222						
000012DC	AAAAAAAA AAAAAAAAAA			684	DC	XL16'AA'	v3
000012E4	AAAAAAAA AAAAAAAAAA						
000012EC	00FF00FF 00FF00FF			685	DC	XL16'00FF00FF00FF00FF 00FF00FF00FF00FF'	v4
000012F4	00FF00FF 00FF00FF						
				686			
				687	VRR_D	VBLEND, 0	
00001300				688+	DS	0FD	
00001300		00001300		689+	USING	*, R5	base for test data and test routine
00001300	00001348			690+T4	DC	A(X4)	address of test routine
00001304	0004			691+	DC	H'4'	test number
00001306	00			692+	DC	X'00'	
00001307	00			693+	DC	HL1'0'	m5
00001308	E5C2D3C5 D5C44040			694+	DC	CL8'VBLEND'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001310	0000138C			695+	DC	A(RE4+16)	address of v2 source
00001314	0000139C			696+	DC	A(RE4+32)	address of v3 source
00001318	000013AC			697+	DC	A(RE4+48)	address of v4 source
0000131C	00000010			698+	DC	A(16)	result length
00001320	0000137C			699+REA4	DC	A(RE4)	result address
00001328	00000000 00000000			700+	DS	FD	gap
00001330	00000000 00000000			701+V104	DS	XL16	V1 output
00001338	00000000 00000000						
00001340	00000000 00000000			702+	DS	FD	gap
				703+*			
00001348				704+X4	DS	0F	
00001348	E310 5010 0014		00000010	705+	LGF	R1,V2ADDR	load v2 source
0000134E	E721 0000 0006		00000000	706+	VL	v2,0(R1)	use v22 to test decoder
00001354	E310 5014 0014		00000014	707+	LGF	R1,V3ADDR	load v3 source
0000135A	E731 0000 0006		00000000	708+	VL	v3,0(R1)	use v23 to test decoder
00001360	E310 5018 0014		00000018	709+	LGF	R1,V4ADDR	load v4 source
00001366	E741 0000 0006		00000000	710+	VL	v4,0(R1)	use v24 to test decoder
0000136C				713+	DS	0H	E789 VBLEND
0000136C	E7			714+	DC	X'E7'	- Vector Blend
0000136D	12			715+	DC	X'12'	v1, v2
0000136E	30			716+	DC	HL1'48'	v3, m5
0000136F	00			717+	DC	x'00'	reserved
00001370	40			718+	DC	x'40'	v4, RXB
00001371	89			719+	DC	X'89'	
00001372	E710 5030 000E		00001330	721+	VST	V1,V104	save v1 output
00001378	07FB			722+	BR	R11	return
0000137C				723+RE4	DC	0F	xl16 expected result
0000137C				724+	DROP	R5	
0000137C	22AA22AA 22AA22AA			725	DC	XL16'22AA22AA22AA22AA 22AA22AA22AA22AA'	result
00001384	22AA22AA 22AA22AA						
0000138C	22222222 22222222			726	DC	XL16'2222222222222222 2222222222222222'	v2
00001394	22222222 22222222						
0000139C	AAAAAAAA AAAAAAAAAA			727	DC	XL16'AA'	v3
000013A4	AAAAAAAA AAAAAAAAAA						
000013AC	FF00FF00 FF00FF00			728	DC	XL16'FF00FF00FF00FF00 FF00FF00FF00FF00'	v4
000013B4	FF00FF00 FF00FF00						
				729			
000013C0				730	VRR_D	VBLEND,0	
000013C0		000013C0		731+	DS	0FD	
000013C0	00001408			732+	USING	*,R5	base for test data and test routine
000013C4	0005			733+T5	DC	A(X5)	address of test routine
000013C6	00			734+	DC	H'5'	test number
000013C7	00			735+	DC	X'00'	
000013C8	E5C2D3C5 D5C44040			736+	DC	HL1'0'	m5
000013D0	0000144C			737+	DC	CL8'VBLEND'	instruction name
000013D4	0000145C			738+	DC	A(RE5+16)	address of v2 source
000013D8	0000146C			739+	DC	A(RE5+32)	address of v3 source
000013DC	00000010			740+	DC	A(RE5+48)	address of v4 source
000013E0	0000143C			741+	DC	A(16)	result length
000013E8	00000000 00000000			742+REA5	DC	A(RE5)	result address
000013F0	00000000 00000000			743+	DS	FD	gap
000013F8	00000000 00000000			744+V105	DS	XL16	V1 output
00001400	00000000 00000000			745+	DS	FD	gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				746+*			
00001408				747+X5	DS	0F	
00001408	E310 5010 0014		00000010	748+	LGF	R1,V2ADDR	load v2 source
0000140E	E721 0000 0006		00000000	749+	VL	v2,0(R1)	use v22 to test decoder
00001414	E310 5014 0014		00000014	750+	LGF	R1,V3ADDR	load v3 source
0000141A	E731 0000 0006		00000000	751+	VL	v3,0(R1)	use v23 to test decoder
00001420	E310 5018 0014		00000018	752+	LGF	R1,V4ADDR	load v4 source
00001426	E741 0000 0006		00000000	753+	VL	v4,0(R1)	use v24 to test decoder
0000142C				756+	DS	0H	E789 VBLEND
0000142C	E7			757+	DC	X'E7'	- Vector Blend
0000142D	12			758+	DC	X'12'	v1, v2
0000142E	30			759+	DC	HL1'48'	v3, m5
0000142F	00			760+	DC	x'00'	reserved
00001430	40			761+	DC	x'40'	v4, RXB
00001431	89			762+	DC	X'89'	
00001432	E710 5030 000E		000013F0	764+	VST	V1,V105	save v1 output
00001438	07FB			765+	BR	R11	return
0000143C				766+RE5	DC	0F	xl16 expected result
0000143C				767+	DROP	R5	
0000143C	22AAAAAA AAAAAA22			768	DC	XL16'22AAAAAAAAAAAAA22 22AAAAAAAAAAAAA22'	result
00001444	22AAAAAA AAAAAA22						
0000144C	22222222 22222222			769	DC	XL16'2222222222222222 2222222222222222'	v2
00001454	22222222 22222222						
0000145C	AAAAAAAA AAAAAAAA			770	DC	XL16'AAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAA'	v3
00001464	AAAAAAAA AAAAAAAA						
0000146C	80000000 00000080			771	DC	XL16'8000000000000080 8000000000000080'	v4
00001474	80000000 00000080						
00001480				772			
00001480				773	VRR_D	VBLEND,0	
00001480		00001480		774+	DS	0FD	
00001480	000014C8			775+	USING	*,R5	base for test data and test routine
00001484	0006			776+T6	DC	A(X6)	address of test routine
00001486	00			777+	DC	H'6'	test number
00001487	00			778+	DC	X'00'	
00001488	E5C2D3C5 D5C44040			779+	DC	HL1'0'	m5
00001490	0000150C			780+	DC	CL8'VBLEND'	instruction name
00001494	0000151C			781+	DC	A(RE6+16)	address of v2 source
00001498	0000152C			782+	DC	A(RE6+32)	address of v3 source
0000149C	00000010			783+	DC	A(RE6+48)	address of v4 source
000014A0	000014FC			784+	DC	A(16)	result length
000014A8	00000000 00000000			785+REA6	DC	A(RE6)	result address
000014B0	00000000 00000000			786+	DS	FD	gap
000014B8	00000000 00000000			787+V106	DS	XL16	V1 output
000014C0	00000000 00000000			788+	DS	FD	gap
000014C8				789+*			
000014C8	E310 5010 0014		00000010	790+X6	DS	0F	
000014CE	E721 0000 0006		00000000	791+	LGF	R1,V2ADDR	load v2 source
000014D4	E310 5014 0014		00000014	792+	VL	v2,0(R1)	use v22 to test decoder
000014DA	E731 0000 0006		00000000	793+	LGF	R1,V3ADDR	load v3 source
000014E0	E310 5018 0014		00000018	794+	VL	v3,0(R1)	use v23 to test decoder
000014E6	E741 0000 0006		00000000	795+	LGF	R1,V4ADDR	load v4 source
				796+	VL	v4,0(R1)	use v24 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000014EC				799+	DS	0H	E789 VBLEND
000014EC	E7			800+	DC	X'E7'	- Vector Blend
000014ED	12			801+	DC	X'12'	v1, v2
000014EE	30			802+	DC	HL1'48'	v3, m5
000014EF	00			803+	DC	x'00'	reserved
000014F0	40			804+	DC	x'40'	v4, RXB
000014F1	89			805+	DC	X'89'	
000014F2	E710 5030 000E		000014B0	807+	VST	V1,V106	save v1 output
000014F8	07FB			808+	BR	R11	return
000014FC				809+RE6	DC	0F	xl16 expected result
000014FC				810+	DROP	R5	
000014FC	AAAAAAAA AAAA22AA			811	DC	XL16'AAAAAAAAAAAAA22AA AA22AAAAAAAAAAAAA'	result
00001504	AA22AAAA AAAAAAAAAA						
0000150C	22222222 22222222			812	DC	XL16'2222222222222222 2222222222222222'	v2
00001514	22222222 22222222						
0000151C	AAAAAAAA AAAAAAAAAA			813	DC	XL16'AAAAAAAAAAAAA AAAAAAAAAAAAAA'	v3
00001524	AAAAAAAA AAAAAAAAAA						
0000152C	00000000 00008000			814	DC	XL16'0000000000008000 0080000000000000'	v4
00001534	00800000 00000000						
				815			
				816 * Halfword		m5 = 1	
				817			
				818	VRR_D	VBLEND,1	
00001540				819+	DS	0FD	
00001540		00001540		820+	USING	*,R5	base for test data and test routine
00001540	00001588			821+T7	DC	A(X7)	address of test routine
00001544	0007			822+	DC	H'7'	test number
00001546	00			823+	DC	X'00'	
00001547	01			824+	DC	HL1'1'	m5
00001548	E5C2D3C5 D5C44040			825+	DC	CL8'VBLEND'	instruction name
00001550	000015CC			826+	DC	A(RE7+16)	address of v2 source
00001554	000015DC			827+	DC	A(RE7+32)	address of v3 source
00001558	000015EC			828+	DC	A(RE7+48)	address of v4 source
0000155C	00000010			829+	DC	A(16)	result length
00001560	000015BC			830+REA7	DC	A(RE7)	result address
00001568	00000000 00000000			831+	DS	FD	gap
00001570	00000000 00000000			832+V107	DS	XL16	V1 output
00001578	00000000 00000000						
00001580	00000000 00000000			833+	DS	FD	gap
				834+*			
00001588				835+X7	DS	0F	
00001588	E310 5010 0014		00000010	836+	LGF	R1,V2ADDR	load v2 source
0000158E	E721 0000 0006		00000000	837+	VL	v2,0(R1)	use v22 to test decoder
00001594	E310 5014 0014		00000014	838+	LGF	R1,V3ADDR	load v3 source
0000159A	E731 0000 0006		00000000	839+	VL	v3,0(R1)	use v23 to test decoder
000015A0	E310 5018 0014		00000018	840+	LGF	R1,V4ADDR	load v4 source
000015A6	E741 0000 0006		00000000	841+	VL	v4,0(R1)	use v24 to test decoder
000015AC				844+	DS	0H	E789 VBLEND
000015AC	E7			845+	DC	X'E7'	- Vector Blend
000015AD	12			846+	DC	X'12'	v1, v2
000015AE	31			847+	DC	HL1'49'	v3, m5
000015AF	00			848+	DC	x'00'	reserved
000015B0	40			849+	DC	x'40'	v4, RXB
000015B1	89			850+	DC	X'89'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000015B2	E710 5030 000E		00001570	852+	VST	V1,V107	save v1 output
000015B8	07FB			853+	BR	R11	return
000015BC				854+RE7	DC	0F	xl16 expected result
000015BC				855+	DROP	R5	
000015BC	AAAAAAAA AAAAAAAAAA			856	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	result
000015C4	AAAAAAAA AAAAAAAAAA						
000015CC	22222222 22222222			857	DC	XL16'2222222222222222 2222222222222222'	v2
000015D4	22222222 22222222						
000015DC	AAAAAAAA AAAAAAAAAA			858	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	vA
000015E4	AAAAAAAA AAAAAAAAAA						
000015EC	00000000 00000000			859	DC	XL16'0000000000000000 0000000000000000'	v4
000015F4	00000000 00000000						
				860			
				861	VRR_D	VBLEND,1	
00001600				862+	DS	0FD	
00001600		00001600		863+	USING	*,R5	base for test data and test routine
00001600	00001648			864+T8	DC	A(X8)	address of test routine
00001604	0008			865+	DC	H'8'	test number
00001606	00			866+	DC	X'00'	
00001607	01			867+	DC	HL1'1'	m5
00001608	E5C2D3C5 D5C44040			868+	DC	CL8'VBLEND'	instruction name
00001610	0000168C			869+	DC	A(RE8+16)	address of v2 source
00001614	0000169C			870+	DC	A(RE8+32)	address of v3 source
00001618	000016AC			871+	DC	A(RE8+48)	address of v4 source
0000161C	00000010			872+	DC	A(16)	result length
00001620	0000167C			873+REA8	DC	A(RE8)	result address
00001628	00000000 00000000			874+	DS	FD	gap
00001630	00000000 00000000			875+V108	DS	XL16	V1 output
00001638	00000000 00000000						
00001640	00000000 00000000			876+	DS	FD	gap
				877+*			
00001648				878+X8	DS	0F	
00001648	E310 5010 0014		00000010	879+	LGF	R1,V2ADDR	load v2 source
0000164E	E721 0000 0006		00000000	880+	VL	v2,0(R1)	use v22 to test decoder
00001654	E310 5014 0014		00000014	881+	LGF	R1,V3ADDR	load v3 source
0000165A	E731 0000 0006		00000000	882+	VL	v3,0(R1)	use v23 to test decoder
00001660	E310 5018 0014		00000018	883+	LGF	R1,V4ADDR	load v4 source
00001666	E741 0000 0006		00000000	884+	VL	v4,0(R1)	use v24 to test decoder
0000166C				887+	DS	0H	E789 VBLEND
0000166C	E7			888+	DC	X'E7'	- Vector Blend
0000166D	12			889+	DC	X'12'	v1, v2
0000166E	31			890+	DC	HL1'49'	v3, m5
0000166F	00			891+	DC	x'00'	reserved
00001670	40			892+	DC	x'40'	v4, RXB
00001671	89			893+	DC	X'89'	
00001672	E710 5030 000E		00001630	895+	VST	V1,V108	save v1 output
00001678	07FB			896+	BR	R11	return
0000167C				897+RE8	DC	0F	xl16 expected result
0000167C				898+	DROP	R5	
0000167C	22222222 22222222			899	DC	XL16'2222222222222222 2222222222222222'	result
00001684	22222222 22222222						
0000168C	22222222 22222222			900	DC	XL16'2222222222222222 2222222222222222'	v2
00001694	22222222 22222222						

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000169C	AAAAAAAA AAAAAAAAAA			901	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
000016A4	AAAAAAAA AAAAAAAAAA						
000016AC	FFFFFFFF FFFFFFFF			902	DC	XL16'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF'	v4
000016B4	FFFFFFFF FFFFFFFF						
				903			
				904	VRR_D	VBLEND,1	
000016C0				905+	DS	0FD	
000016C0		000016C0		906+	USING	*,R5	base for test data and test routine
000016C0	00001708			907+T9	DC	A(X9)	address of test routine
000016C4	0009			908+	DC	H'9'	test number
000016C6	00			909+	DC	X'00'	
000016C7	01			910+	DC	HL1'1'	m5
000016C8	E5C2D3C5 D5C44040			911+	DC	CL8'VBLEND'	instruction name
000016D0	0000174C			912+	DC	A(RE9+16)	address of v2 source
000016D4	0000175C			913+	DC	A(RE9+32)	address of v3 source
000016D8	0000176C			914+	DC	A(RE9+48)	address of v4 source
000016DC	00000010			915+	DC	A(16)	result length
000016E0	0000173C			916+REA9	DC	A(RE9)	result address
000016E8	00000000 00000000			917+	DS	FD	gap
000016F0	00000000 00000000			918+V109	DS	XL16	V1 output
000016F8	00000000 00000000						
00001700	00000000 00000000			919+	DS	FD	gap
				920+*			
00001708				921+X9	DS	0F	
00001708	E310 5010 0014		00000010	922+	LGF	R1,V2ADDR	load v2 source
0000170E	E721 0000 0006		00000000	923+	VL	v2,0(R1)	use v22 to test decoder
00001714	E310 5014 0014		00000014	924+	LGF	R1,V3ADDR	load v3 source
0000171A	E731 0000 0006		00000000	925+	VL	v3,0(R1)	use v23 to test decoder
00001720	E310 5018 0014		00000018	926+	LGF	R1,V4ADDR	load v4 source
00001726	E741 0000 0006		00000000	927+	VL	v4,0(R1)	use v24 to test decoder
0000172C				930+	DS	0H	E789 VBLEND
0000172C	E7			931+	DC	X'E7'	- Vector Blend
0000172D	12			932+	DC	X'12'	v1, v2
0000172E	31			933+	DC	HL1'49'	v3, m5
0000172F	00			934+	DC	x'00'	reserved
00001730	40			935+	DC	x'40'	v4, RXB
00001731	89			936+	DC	X'89'	
00001732	E710 5030 000E		000016F0	938+	VST	V1,V109	save v1 output
00001738	07FB			939+	BR	R11	return
0000173C				940+RE9	DC	0F	xl16 expected result
0000173C				941+	DROP	R5	
0000173C	AAAAAAAA AAAAAAAAAA			942	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	result
00001744	AAAAAAAA AAAAAAAAAA						
0000174C	22222222 22222222			943	DC	XL16'2222222222222222 2222222222222222'	v2
00001754	22222222 22222222						
0000175C	AAAAAAAA AAAAAAAAAA			944	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00001764	AAAAAAAA AAAAAAAAAA						
0000176C	00FF00FF 00FF00FF			945	DC	XL16'00FF00FF00FF00FF 00FF00FF00FF00FF'	v4
00001774	00FF00FF 00FF00FF						
				946			
				947	VRR_D	VBLEND,1	
00001780				948+	DS	0FD	
00001780		00001780		949+	USING	*,R5	base for test data and test routine
00001780	000017C8			950+T10	DC	A(X10)	address of test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001784	000A			951+	DC	H'10'	test number
00001786	00			952+	DC	X'00'	
00001787	01			953+	DC	HL1'1'	m5
00001788	E5C2D3C5 D5C44040			954+	DC	CL8'VBLEND'	instruction name
00001790	0000180C			955+	DC	A(RE10+16)	address of v2 source
00001794	0000181C			956+	DC	A(RE10+32)	address of v3 source
00001798	0000182C			957+	DC	A(RE10+48)	address of v4 source
0000179C	00000010			958+	DC	A(16)	result length
000017A0	000017FC			959+REA10	DC	A(RE10)	result address
000017A8	00000000 00000000			960+	DS	FD	gap
000017B0	00000000 00000000			961+V1010	DS	XL16	V1 output
000017B8	00000000 00000000						
000017C0	00000000 00000000			962+	DS	FD	gap
				963+*			
000017C8				964+X10	DS	0F	
000017C8	E310 5010 0014		00000010	965+	LGF	R1,V2ADDR	load v2 source
000017CE	E721 0000 0006		00000000	966+	VL	v2,0(R1)	use v22 to test decoder
000017D4	E310 5014 0014		00000014	967+	LGF	R1,V3ADDR	load v3 source
000017DA	E731 0000 0006		00000000	968+	VL	v3,0(R1)	use v23 to test decoder
000017E0	E310 5018 0014		00000018	969+	LGF	R1,V4ADDR	load v4 source
000017E6	E741 0000 0006		00000000	970+	VL	v4,0(R1)	use v24 to test decoder
000017EC				973+	DS	0H	E789 VBLEND
000017EC	E7			974+	DC	X'E7'	- Vector Blend
000017ED	12			975+	DC	X'12'	v1, v2
000017EE	31			976+	DC	HL1'49'	v3, m5
000017EF	00			977+	DC	x'00'	reserved
000017F0	40			978+	DC	x'40'	v4, RXB
000017F1	89			979+	DC	X'89'	
000017F2	E710 5030 000E		000017B0	981+	VST	V1,V1010	save v1 output
000017F8	07FB			982+	BR	R11	return
000017FC				983+RE10	DC	0F	xl16 expected result
000017FC				984+	DROP	R5	
000017FC	22222222 22222222			985	DC	XL16'2222222222222222 2222222222222222'	result
00001804	22222222 22222222						
0000180C	22222222 22222222			986	DC	XL16'2222222222222222 2222222222222222'	v2
00001814	22222222 22222222						
0000181C	AAAAAAAA AAAAAAAAAA			987	DC	XL16'AA'	v3
00001824	AAAAAAAA AAAAAAAAAA						
0000182C	FF00FF00 FF00FF00			988	DC	XL16'FF00FF00FF00FF00 FF00FF00FF00FF00'	v4
00001834	FF00FF00 FF00FF00						
				989			
				990	VRR_D	VBLEND,1	
00001840				991+	DS	0FD	
00001840		00001840		992+	USING	*,R5	base for test data and test routine
00001840	00001888			993+T11	DC	A(X11)	address of test routine
00001844	000B			994+	DC	H'11'	test number
00001846	00			995+	DC	X'00'	
00001847	01			996+	DC	HL1'1'	m5
00001848	E5C2D3C5 D5C44040			997+	DC	CL8'VBLEND'	instruction name
00001850	000018CC			998+	DC	A(RE11+16)	address of v2 source
00001854	000018DC			999+	DC	A(RE11+32)	address of v3 source
00001858	000018EC			1000+	DC	A(RE11+48)	address of v4 source
0000185C	00000010			1001+	DC	A(16)	result length
00001860	000018BC			1002+REA11	DC	A(RE11)	result address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001868	00000000 00000000			1003+	DS	FD	gap
00001870	00000000 00000000			1004+V1011	DS	XL16	V1 output
00001878	00000000 00000000						
00001880	00000000 00000000			1005+	DS	FD	gap
				1006+*			
00001888				1007+X11	DS	0F	
00001888	E310 5010 0014		00000010	1008+	LGF	R1,V2ADDR	load v2 source
0000188E	E721 0000 0006		00000000	1009+	VL	v2,0(R1)	use v22 to test decoder
00001894	E310 5014 0014		00000014	1010+	LGF	R1,V3ADDR	load v3 source
0000189A	E731 0000 0006		00000000	1011+	VL	v3,0(R1)	use v23 to test decoder
000018A0	E310 5018 0014		00000018	1012+	LGF	R1,V4ADDR	load v4 source
000018A6	E741 0000 0006		00000000	1013+	VL	v4,0(R1)	use v24 to test decoder
000018AC				1016+	DS	0H	E789 VBLEND
000018AC	E7			1017+	DC	X'E7'	- Vector Blend
000018AD	12			1018+	DC	X'12'	v1, v2
000018AE	31			1019+	DC	HL1'49'	v3, m5
000018AF	00			1020+	DC	x'00'	reserved
000018B0	40			1021+	DC	x'40'	v4, RXB
000018B1	89			1022+	DC	X'89'	
000018B2	E710 5030 000E		00001870	1024+	VST	V1,V1011	save v1 output
000018B8	07FB			1025+	BR	R11	return
000018BC				1026+RE11	DC	0F	xl16 expected result
000018BC				1027+	DROP	R5	
000018BC	2222AAAA 2222AAAA			1028	DC	XL16'2222AAAA2222AAAA 2222AAAA2222AAAA'	result
000018C4	2222AAAA 2222AAAA						
000018CC	22222222 22222222			1029	DC	XL16'2222222222222222 2222222222222222'	v2
000018D4	22222222 22222222						
000018DC	AAAAAAAA AAAAAAAAAA			1030	DC	XL16'AAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAA'	v3
000018E4	AAAAAAAA AAAAAAAAAA						
000018EC	FFFF0000 FFFF0000			1031	DC	XL16'FFFF0000FFFF0000 FFFF0000FFFF0000'	v4
000018F4	FFFF0000 FFFF0000						
				1032			
				1033	VRR_D	VBLEND,1	
00001900				1034+	DS	0FD	
00001900		00001900		1035+	USING	*,R5	base for test data and test routine
00001900	00001948			1036+T12	DC	A(X12)	address of test routine
00001904	000C			1037+	DC	H'12'	test number
00001906	00			1038+	DC	X'00'	
00001907	01			1039+	DC	HL1'1'	m5
00001908	E5C2D3C5 D5C44040			1040+	DC	CL8'VBLEND'	instruction name
00001910	0000198C			1041+	DC	A(RE12+16)	address of v2 source
00001914	0000199C			1042+	DC	A(RE12+32)	address of v3 source
00001918	000019AC			1043+	DC	A(RE12+48)	address of v4 source
0000191C	00000010			1044+	DC	A(16)	result length
00001920	0000197C			1045+REA12	DC	A(RE12)	result address
00001928	00000000 00000000			1046+	DS	FD	gap
00001930	00000000 00000000			1047+V1012	DS	XL16	V1 output
00001938	00000000 00000000						
00001940	00000000 00000000			1048+	DS	FD	gap
				1049+*			
00001948				1050+X12	DS	0F	
00001948	E310 5010 0014		00000010	1051+	LGF	R1,V2ADDR	load v2 source
0000194E	E721 0000 0006		00000000	1052+	VL	v2,0(R1)	use v22 to test decoder
00001954	E310 5014 0014		00000014	1053+	LGF	R1,V3ADDR	load v3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000195A	E731 0000 0006		00000000	1054+	VL	v3,0(R1)	use v23 to test decoder	
00001960	E310 5018 0014		00000018	1055+	LGF	R1,V4ADDR	load v4 source	
00001966	E741 0000 0006		00000000	1056+	VL	v4,0(R1)	use v24 to test decoder	
0000196C				1059+	DS	0H	E789 VBLEND	
0000196C	E7			1060+	DC	X'E7'	- Vector Blend	
0000196D	12			1061+	DC	X'12'	v1, v2	
0000196E	31			1062+	DC	HL1'49'	v3, m5	
0000196F	00			1063+	DC	x'00'	reserved	
00001970	40			1064+	DC	x'40'	v4, RXB	
00001971	89			1065+	DC	X'89'		
00001972	E710 5030 000E		00001930	1067+	VST	V1,V1012	save v1 output	
00001978	07FB			1068+	BR	R11	return	
0000197C				1069+RE12	DC	0F	xl16 expected result	
0000197C				1070+	DROP	R5		
0000197C	AAAA2222 AAAA2222			1071	DC	XL16'AAAA2222AAAA2222 AAAA2222AAAA2222'	v3	
00001984	AAAA2222 AAAA2222							
0000198C	22222222 22222222			1072	DC	XL16'2222222222222222 2222222222222222'	v2	
00001994	22222222 22222222							
0000199C	AAAAAAAA AAAAAAAAAA			1073	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3	
000019A4	AAAAAAAA AAAAAAAAAA							
000019AC	0000FFFF 0000FFFF			1074	DC	XL16'0000FFFF0000FFFF 0000FFFF0000FFFF'	v4	
000019B4	0000FFFF 0000FFFF							
000019C0				1075				
000019C0				1076	VRR_D	VBLEND,1		
000019C0		000019C0		1077+	DS	0FD		
000019C0	00001A08			1078+	USING	*,R5	base for test data and test routine	
000019C4	000D			1079+T13	DC	A(X13)	address of test routine	
000019C6	00			1080+	DC	H'13'	test number	
000019C7	01			1081+	DC	X'00'		
000019C8	E5C2D3C5 D5C44040			1082+	DC	HL1'1'	m5	
000019D0	00001A4C			1083+	DC	CL8'VBLEND'	instruction name	
000019D4	00001A5C			1084+	DC	A(RE13+16)	address of v2 source	
000019D8	00001A6C			1085+	DC	A(RE13+32)	address of v3 source	
000019DC	00000010			1086+	DC	A(RE13+48)	address of v4 source	
000019E0	00000010			1087+	DC	A(16)	result length	
000019E0	00001A3C			1088+REA13	DC	A(RE13)	result address	
000019E8	00000000 00000000			1089+	DS	FD	gap	
000019F0	00000000 00000000			1090+V1013	DS	XL16	V1 output	
000019F8	00000000 00000000							
00001A00	00000000 00000000			1091+	DS	FD	gap	
00001A08				1092+*				
00001A08				1093+X13	DS	0F		
00001A08	E310 5010 0014		00000010	1094+	LGF	R1,V2ADDR	load v2 source	
00001A0E	E721 0000 0006		00000000	1095+	VL	v2,0(R1)	use v22 to test decoder	
00001A14	E310 5014 0014		00000014	1096+	LGF	R1,V3ADDR	load v3 source	
00001A1A	E731 0000 0006		00000000	1097+	VL	v3,0(R1)	use v23 to test decoder	
00001A20	E310 5018 0014		00000018	1098+	LGF	R1,V4ADDR	load v4 source	
00001A26	E741 0000 0006		00000000	1099+	VL	v4,0(R1)	use v24 to test decoder	
00001A2C				1102+	DS	0H	E789 VBLEND	
00001A2C	E7			1103+	DC	X'E7'	- Vector Blend	
00001A2D	12			1104+	DC	X'12'	v1, v2	
00001A2E	31			1105+	DC	HL1'49'	v3, m5	
00001A2F	00			1106+	DC	x'00'	reserved	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001A30	40			1107+	DC	x'40'	v4, RXB	
00001A31	89			1108+	DC	X'89'		
00001A32	E710 5030 000E		000019F0	1110+	VST	V1,V1013	save v1 output	
00001A38	07FB			1111+	BR	R11	return	
00001A3C				1112+RE13	DC	0F	xl16 expected result	
00001A3C				1113+	DROP	R5		
00001A3C	2222AAAA AAAA2222			1114	DC	XL16'2222AAAAAAAAA2222 2222AAAAAAAAA2222'	result	
00001A44	2222AAAA AAAA2222							
00001A4C	22222222 22222222			1115	DC	XL16'2222222222222222 2222222222222222'	v2	
00001A54	22222222 22222222							
00001A5C	AAAAAAAA AAAAAAAAAA			1116	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3	
00001A64	AAAAAAAA AAAAAAAAAA							
00001A6C	80000000 00008000			1117	DC	XL16'80000000000008000 80000000000008000'	v4	
00001A74	80000000 00008000							
				1118				
				1119	VRR_D	VBLEND,1		
00001A80				1120+	DS	0FD		
00001A80		00001A80		1121+	USING	*,R5	base for test data and test routine	
00001A80	00001AC8			1122+T14	DC	A(X14)	address of test routine	
00001A84	000E			1123+	DC	H'14'	test number	
00001A86	00			1124+	DC	X'00'		
00001A87	01			1125+	DC	HL1'1'	m5	
00001A88	E5C2D3C5 D5C44040			1126+	DC	CL8'VBLEND'	instruction name	
00001A90	00001B0C			1127+	DC	A(RE14+16)	address of v2 source	
00001A94	00001B1C			1128+	DC	A(RE14+32)	address of v3 source	
00001A98	00001B2C			1129+	DC	A(RE14+48)	address of v4 source	
00001A9C	00000010			1130+	DC	A(16)	result length	
00001AA0	00001AFC			1131+REA14	DC	A(RE14)	result address	
00001AA8	00000000 00000000			1132+	DS	FD	gap	
00001AB0	00000000 00000000			1133+V1014	DS	XL16	V1 output	
00001AB8	00000000 00000000							
00001AC0	00000000 00000000			1134+	DS	FD	gap	
				1135+*				
00001AC8				1136+X14	DS	0F		
00001AC8	E310 5010 0014		00000010	1137+	LGF	R1,V2ADDR	load v2 source	
00001ACE	E721 0000 0006		00000000	1138+	VL	v2,0(R1)	use v22 to test decoder	
00001AD4	E310 5014 0014		00000014	1139+	LGF	R1,V3ADDR	load v3 source	
00001ADA	E731 0000 0006		00000000	1140+	VL	v3,0(R1)	use v23 to test decoder	
00001AE0	E310 5018 0014		00000018	1141+	LGF	R1,V4ADDR	load v4 source	
00001AE6	E741 0000 0006		00000000	1142+	VL	v4,0(R1)	use v24 to test decoder	
00001AEC				1145+	DS	0H	E789 VBLEND	
00001AEC	E7			1146+	DC	X'E7'	- Vector Blend	
00001AED	12			1147+	DC	X'12'	v1, v2	
00001AEE	31			1148+	DC	HL1'49'	v3, m5	
00001AEF	00			1149+	DC	x'00'	reserved	
00001AF0	40			1150+	DC	x'40'	v4, RXB	
00001AF1	89			1151+	DC	X'89'		
00001AF2	E710 5030 000E		00001AB0	1153+	VST	V1,V1014	save v1 output	
00001AF8	07FB			1154+	BR	R11	return	
00001AFC				1155+RE14	DC	0F	xl16 expected result	
00001AFC				1156+	DROP	R5		
00001AFC	AAAAAAAA AAAA2222			1157	DC	XL16'AAAAAAAAAAAAAAAAA2222 AAAA2222AAAAAAAA'	result	
00001B04	AAAA2222 AAAAAAAAAA							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001B0C	22222222 22222222			1158	DC	XL16'2222222222222222 2222222222222222'	v2
00001B14	22222222 22222222						
00001B1C	AAAAAAAA AAAAAAAAAA			1159	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00001B24	AAAAAAAA AAAAAAAAAA						
00001B2C	00000000 00008000			1160	DC	XL16'00000000000008000 0000800000000000'	v4
00001B34	00008000 00000000						
				1161			
				1162 * Word		m5 = 2	
				1163			
00001B40				1164	VRR_D	VBLEND, 2	
00001B40		00001B40		1165+	DS	0FD	
00001B40	00001B88			1166+	USING	*, R5	base for test data and test routine
00001B44	000F			1167+T15	DC	A(X15)	address of test routine
00001B46	00			1168+	DC	H'15'	test number
00001B47	02			1169+	DC	X'00'	
00001B48	E5C2D3C5 D5C44040			1170+	DC	HL1'2'	m5
00001B50	00001BCC			1171+	DC	CL8'VBLEND'	instruction name
00001B54	00001BDC			1172+	DC	A(RE15+16)	address of v2 source
00001B58	00001BEC			1173+	DC	A(RE15+32)	address of v3 source
00001B5C	00000010			1174+	DC	A(RE15+48)	address of v4 source
00001B60	00001BBC			1175+	DC	A(16)	result length
00001B68	00000000 00000000			1176+REA15	DC	A(RE15)	result address
00001B70	00000000 00000000			1177+	DS	FD	gap
00001B78	00000000 00000000			1178+V1015	DS	XL16	V1 output
00001B80	00000000 00000000						
				1179+	DS	FD	gap
				1180+*			
00001B88				1181+X15	DS	0F	
00001B88	E310 5010 0014		00000010	1182+	LGF	R1, V2ADDR	load v2 source
00001B8E	E721 0000 0006		00000000	1183+	VL	v2, 0(R1)	use v22 to test decoder
00001B94	E310 5014 0014		00000014	1184+	LGF	R1, V3ADDR	load v3 source
00001B9A	E731 0000 0006		00000000	1185+	VL	v3, 0(R1)	use v23 to test decoder
00001BA0	E310 5018 0014		00000018	1186+	LGF	R1, V4ADDR	load v4 source
00001BA6	E741 0000 0006		00000000	1187+	VL	v4, 0(R1)	use v24 to test decoder
00001BAC				1190+	DS	0H	E789 VBLEND
00001BAC	E7			1191+	DC	X'E7'	- Vector Blend
00001BAD	12			1192+	DC	X'12'	v1, v2
00001BAE	32			1193+	DC	HL1'50'	v3, m5
00001BAF	00			1194+	DC	x'00'	reserved
00001BB0	40			1195+	DC	x'40'	v4, RXB
00001BB1	89			1196+	DC	X'89'	
00001BB2	E710 5030 000E		00001B70	1198+	VST	V1, V1015	save v1 output
00001BB8	07FB			1199+	BR	R11	return
00001BBC				1200+RE15	DC	0F	xl16 expected result
00001BBC				1201+	DROP	R5	
00001BBC	AAAAAAAA AAAAAAAAAA			1202	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	result
00001BC4	AAAAAAAA AAAAAAAAAA						
00001BCC	22222222 22222222			1203	DC	XL16'2222222222222222 2222222222222222'	v2
00001BD4	22222222 22222222						
00001BDC	AAAAAAAA AAAAAAAAAA			1204	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	vA
00001BE4	AAAAAAAA AAAAAAAAAA						
00001BEC	00000000 00000000			1205	DC	XL16'0000000000000000 0000000000000000'	v4
00001BF4	00000000 00000000						
				1206			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1207	VRR_D	VBLEND, 2	
00001C00				1208+	DS	0FD	
00001C00		00001C00		1209+	USING	*, R5	base for test data and test routine
00001C00	00001C48			1210+T16	DC	A(X16)	address of test routine
00001C04	0010			1211+	DC	H'16'	test number
00001C06	00			1212+	DC	X'00'	
00001C07	02			1213+	DC	HL1'2'	m5
00001C08	E5C2D3C5 D5C44040			1214+	DC	CL8'VBLEND'	instruction name
00001C10	00001C8C			1215+	DC	A(RE16+16)	address of v2 source
00001C14	00001C9C			1216+	DC	A(RE16+32)	address of v3 source
00001C18	00001CAC			1217+	DC	A(RE16+48)	address of v4 source
00001C1C	00000010			1218+	DC	A(16)	result length
00001C20	00001C7C			1219+REA16	DC	A(RE16)	result address
00001C28	00000000 00000000			1220+	DS	FD	gap
00001C30	00000000 00000000			1221+V1016	DS	XL16	V1 output
00001C38	00000000 00000000						
00001C40	00000000 00000000			1222+	DS	FD	gap
				1223+*			
00001C48				1224+X16	DS	0F	
00001C48	E310 5010 0014		00000010	1225+	LGF	R1, V2ADDR	load v2 source
00001C4E	E721 0000 0006		00000000	1226+	VL	v2, 0(R1)	use v22 to test decoder
00001C54	E310 5014 0014		00000014	1227+	LGF	R1, V3ADDR	load v3 source
00001C5A	E731 0000 0006		00000000	1228+	VL	v3, 0(R1)	use v23 to test decoder
00001C60	E310 5018 0014		00000018	1229+	LGF	R1, V4ADDR	load v4 source
00001C66	E741 0000 0006		00000000	1230+	VL	v4, 0(R1)	use v24 to test decoder
00001C6C				1233+	DS	0H	E789 VBLEND
00001C6C	E7			1234+	DC	X'E7'	- Vector Blend
00001C6D	12			1235+	DC	X'12'	v1, v2
00001C6E	32			1236+	DC	HL1'50'	v3, m5
00001C6F	00			1237+	DC	x'00'	reserved
00001C70	40			1238+	DC	x'40'	v4, RXB
00001C71	89			1239+	DC	X'89'	
00001C72	E710 5030 000E		00001C30	1241+	VST	V1, V1016	save v1 output
00001C78	07FB			1242+	BR	R11	return
00001C7C				1243+RE16	DC	0F	xl16 expected result
00001C7C				1244+	DROP	R5	
00001C7C	22222222 22222222			1245	DC	XL16'2222222222222222 2222222222222222'	result
00001C84	22222222 22222222						
00001C8C	22222222 22222222			1246	DC	XL16'2222222222222222 2222222222222222'	v2
00001C94	22222222 22222222						
00001C9C	AAAAAAAA AAAAAAAAAA			1247	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00001CA4	AAAAAAAA AAAAAAAAAA						
00001CAC	FFFFFFFF FFFFFFFF			1248	DC	XL16'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF'	v4
00001CB4	FFFFFFFF FFFFFFFF						
				1249			
00001CC0				1250	VRR_D	VBLEND, 2	
00001CC0		00001CC0		1251+	DS	0FD	
00001CC0	00001D08			1252+	USING	*, R5	base for test data and test routine
00001CC4	0011			1253+T17	DC	A(X17)	address of test routine
00001CC6	00			1254+	DC	H'17'	test number
00001CC6	00			1255+	DC	X'00'	
00001CC7	02			1256+	DC	HL1'2'	m5
00001CC8	E5C2D3C5 D5C44040			1257+	DC	CL8'VBLEND'	instruction name
00001CD0	00001D4C			1258+	DC	A(RE17+16)	address of v2 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001CD4	00001D5C			1259+	DC	A(RE17+32)	address of v3 source
00001CD8	00001D6C			1260+	DC	A(RE17+48)	address of v4 source
00001CDC	00000010			1261+	DC	A(16)	result length
00001CE0	00001D3C			1262+REA17	DC	A(RE17)	result address
00001CE8	00000000 00000000			1263+	DS	FD	gap
00001CF0	00000000 00000000			1264+V1017	DS	XL16	V1 output
00001CF8	00000000 00000000						
00001D00	00000000 00000000			1265+	DS	FD	gap
				1266+*			
00001D08				1267+X17	DS	0F	
00001D08	E310 5010 0014		00000010	1268+	LGF	R1,V2ADDR	load v2 source
00001D0E	E721 0000 0006		00000000	1269+	VL	v2,0(R1)	use v22 to test decoder
00001D14	E310 5014 0014		00000014	1270+	LGF	R1,V3ADDR	load v3 source
00001D1A	E731 0000 0006		00000000	1271+	VL	v3,0(R1)	use v23 to test decoder
00001D20	E310 5018 0014		00000018	1272+	LGF	R1,V4ADDR	load v4 source
00001D26	E741 0000 0006		00000000	1273+	VL	v4,0(R1)	use v24 to test decoder
00001D2C				1276+	DS	0H	E789 VBLEND
00001D2C	E7			1277+	DC	X'E7'	- Vector Blend
00001D2D	12			1278+	DC	X'12'	v1, v2
00001D2E	32			1279+	DC	HL1'50'	v3, m5
00001D2F	00			1280+	DC	x'00'	reserved
00001D30	40			1281+	DC	x'40'	v4, RXB
00001D31	89			1282+	DC	X'89'	
00001D32	E710 5030 000E		00001CF0	1284+	VST	V1,V1017	save v1 output
00001D38	07FB			1285+	BR	R11	return
00001D3C				1286+RE17	DC	0F	xl16 expected result
00001D3C				1287+	DROP	R5	
00001D3C	AAAAAAAA AAAAAAAAAA			1288	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	result
00001D44	AAAAAAAA AAAAAAAAAA						
00001D4C	22222222 22222222			1289	DC	XL16'2222222222222222 2222222222222222'	v2
00001D54	22222222 22222222						
00001D5C	AAAAAAAA AAAAAAAAAA			1290	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00001D64	AAAAAAAA AAAAAAAAAA						
00001D6C	00FF00FF 00FF00FF			1291	DC	XL16'00FF00FF00FF00FF 00FF00FF00FF00FF'	v4
00001D74	00FF00FF 00FF00FF						
				1292			
				1293	VRR_D	VBLEND, 2	
00001D80				1294+	DS	0FD	
00001D80		00001D80		1295+	USING	*,R5	base for test data and test routine
00001D80	00001DC8			1296+T18	DC	A(X18)	address of test routine
00001D84	0012			1297+	DC	H'18'	test number
00001D86	00			1298+	DC	X'00'	
00001D87	02			1299+	DC	HL1'2'	m5
00001D88	E5C2D3C5 D5C44040			1300+	DC	CL8'VBLEND'	instruction name
00001D90	00001E0C			1301+	DC	A(RE18+16)	address of v2 source
00001D94	00001E1C			1302+	DC	A(RE18+32)	address of v3 source
00001D98	00001E2C			1303+	DC	A(RE18+48)	address of v4 source
00001D9C	00000010			1304+	DC	A(16)	result length
00001DA0	00001DFC			1305+REA18	DC	A(RE18)	result address
00001DA8	00000000 00000000			1306+	DS	FD	gap
00001DB0	00000000 00000000			1307+V1018	DS	XL16	V1 output
00001DB8	00000000 00000000						
00001DC0	00000000 00000000			1308+	DS	FD	gap
				1309+*			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001DC8				1310+X18	DS	0F	
00001DC8	E310 5010 0014		00000010	1311+	LGF	R1,V2ADDR	load v2 source
00001DCE	E721 0000 0006		00000000	1312+	VL	v2,0(R1)	use v22 to test decoder
00001DD4	E310 5014 0014		00000014	1313+	LGF	R1,V3ADDR	load v3 source
00001DDA	E731 0000 0006		00000000	1314+	VL	v3,0(R1)	use v23 to test decoder
00001DE0	E310 5018 0014		00000018	1315+	LGF	R1,V4ADDR	load v4 source
00001DE6	E741 0000 0006		00000000	1316+	VL	v4,0(R1)	use v24 to test decoder
00001DEC				1319+	DS	0H	E789 VBLEND
00001DEC	E7			1320+	DC	X'E7'	- Vector Blend
00001DED	12			1321+	DC	X'12'	v1, v2
00001DEE	32			1322+	DC	HL1'50'	v3, m5
00001DEF	00			1323+	DC	x'00'	reserved
00001DF0	40			1324+	DC	x'40'	v4, RXB
00001DF1	89			1325+	DC	X'89'	
00001DF2	E710 5030 000E		00001DB0	1327+	VST	V1,V1018	save v1 output
00001DF8	07FB			1328+	BR	R11	return
00001DFC				1329+RE18	DC	0F	xl16 expected result
00001DFC				1330+	DROP	R5	
00001DFC	22222222 22222222			1331	DC	XL16'2222222222222222 2222222222222222'	result
00001E04	22222222 22222222						
00001E0C	22222222 22222222			1332	DC	XL16'2222222222222222 2222222222222222'	v2
00001E14	22222222 22222222						
00001E1C	AAAAAAAA AAAAAAAAAA			1333	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00001E24	AAAAAAAA AAAAAAAAAA						
00001E2C	FF00FF00 FF00FF00			1334	DC	XL16'FF00FF00FF00FF00 FF00FF00FF00FF00'	v4
00001E34	FF00FF00 FF00FF00						
00001E40				1335			
00001E40				1336	VRR_D	VBLEND, 2	
00001E40		00001E40		1337+	DS	0FD	
00001E40	00001E88			1338+	USING	*,R5	base for test data and test routine
00001E44	0013			1339+T19	DC	A(X19)	address of test routine
00001E46	00			1340+	DC	H'19'	test number
00001E47	02			1341+	DC	X'00'	
00001E48	E5C2D3C5 D5C44040			1342+	DC	HL1'2'	m5
00001E50	00001ECC			1343+	DC	CL8'VBLEND'	instruction name
00001E54	00001EDC			1344+	DC	A(RE19+16)	address of v2 source
00001E58	00001EEC			1345+	DC	A(RE19+32)	address of v3 source
00001E5C	00000010			1346+	DC	A(RE19+48)	address of v4 source
00001E60	00001EBC			1347+	DC	A(16)	result length
00001E68	00000000 00000000			1348+REA19	DC	A(RE19)	result address
00001E70	00000000 00000000			1349+	DS	FD	gap
00001E78	00000000 00000000			1350+V1019	DS	XL16	V1 output
00001E80	00000000 00000000						
00001E88				1351+	DS	FD	gap
00001E88				1352+*			
00001E88	E310 5010 0014		00000010	1353+X19	DS	0F	
00001E8E	E721 0000 0006		00000000	1354+	LGF	R1,V2ADDR	load v2 source
00001E94	E310 5014 0014		00000014	1355+	VL	v2,0(R1)	use v22 to test decoder
00001E9A	E731 0000 0006		00000000	1356+	LGF	R1,V3ADDR	load v3 source
00001E9A	E731 0000 0006		00000000	1357+	VL	v3,0(R1)	use v23 to test decoder
00001EA0	E310 5018 0014		00000018	1358+	LGF	R1,V4ADDR	load v4 source
00001EA6	E741 0000 0006		00000000	1359+	VL	v4,0(R1)	use v24 to test decoder
00001EAC				1362+	DS	0H	E789 VBLEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001EAC	E7			1363+	DC	X'E7'	- Vector Blend
00001EAD	12			1364+	DC	X'12'	v1, v2
00001EAE	32			1365+	DC	HL1'50'	v3, m5
00001EAF	00			1366+	DC	x'00'	reserved
00001EB0	40			1367+	DC	x'40'	v4, RXB
00001EB1	89			1368+	DC	X'89'	
00001EB2	E710 5030 000E		00001E70	1370+	VST	V1,V1019	save v1 output
00001EB8	07FB			1371+	BR	R11	return
00001EBC				1372+RE19	DC	0F	xl16 expected result
00001EBC				1373+	DROP	R5	
00001EBC	22222222 AAAAAAAAAA			1374	DC	XL16'22222222AAAAAAAA AAAAAAAAAA22222222'	result
00001EC4	AAAAAAAA 22222222						
00001ECC	22222222 22222222			1375	DC	XL16'2222222222222222 2222222222222222'	v2
00001ED4	22222222 22222222						
00001EDC	AAAAAAAA AAAAAAAAAA			1376	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAA'	v3
00001EE4	AAAAAAAA AAAAAAAAAA						
00001EEC	FFFFFFFF 00000000			1377	DC	XL16'FFFFFFFF00000000 00000000FFFFFFFF'	v4
00001EF4	00000000 FFFFFFFF						
				1378			
				1379	VRR_D	VBLEND, 2	
00001F00				1380+	DS	0FD	
00001F00		00001F00		1381+	USING	*,R5	base for test data and test routine
00001F00	00001F48			1382+T20	DC	A(X20)	address of test routine
00001F04	0014			1383+	DC	H'20'	test number
00001F06	00			1384+	DC	X'00'	
00001F07	02			1385+	DC	HL1'2'	m5
00001F08	E5C2D3C5 D5C44040			1386+	DC	CL8'VBLEND'	instruction name
00001F10	00001F8C			1387+	DC	A(RE20+16)	address of v2 source
00001F14	00001F9C			1388+	DC	A(RE20+32)	address of v3 source
00001F18	00001FAC			1389+	DC	A(RE20+48)	address of v4 source
00001F1C	00000010			1390+	DC	A(16)	result length
00001F20	00001F7C			1391+REA20	DC	A(RE20)	result address
00001F28	00000000 00000000			1392+	DS	FD	gap
00001F30	00000000 00000000			1393+V1020	DS	XL16	V1 output
00001F38	00000000 00000000						
00001F40	00000000 00000000			1394+	DS	FD	gap
				1395+*			
00001F48				1396+X20	DS	0F	
00001F48	E310 5010 0014		00000010	1397+	LGF	R1,V2ADDR	load v2 source
00001F4E	E721 0000 0006		00000000	1398+	VL	v2,0(R1)	use v22 to test decoder
00001F54	E310 5014 0014		00000014	1399+	LGF	R1,V3ADDR	load v3 source
00001F5A	E731 0000 0006		00000000	1400+	VL	v3,0(R1)	use v23 to test decoder
00001F60	E310 5018 0014		00000018	1401+	LGF	R1,V4ADDR	load v4 source
00001F66	E741 0000 0006		00000000	1402+	VL	v4,0(R1)	use v24 to test decoder
00001F6C				1405+	DS	0H	E789 VBLEND
00001F6C	E7			1406+	DC	X'E7'	- Vector Blend
00001F6D	12			1407+	DC	X'12'	v1, v2
00001F6E	32			1408+	DC	HL1'50'	v3, m5
00001F6F	00			1409+	DC	x'00'	reserved
00001F70	40			1410+	DC	x'40'	v4, RXB
00001F71	89			1411+	DC	X'89'	
00001F72	E710 5030 000E		00001F30	1413+	VST	V1,V1020	save v1 output
00001F78	07FB			1414+	BR	R11	return

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001F7C				1415+RE20	DC	0F	xl16 expected result
00001F7C				1416+	DROP	R5	
00001F7C	AAAAAAAA 22222222			1417	DC	XL16 'AAAAAAAA22222222 22222222AAAAAAAA'	v3
00001F84	22222222 AAAAAAAAAA						
00001F8C	22222222 22222222			1418	DC	XL16 '2222222222222222 2222222222222222'	v2
00001F94	22222222 22222222						
00001F9C	AAAAAAAA AAAAAAAAAA			1419	DC	XL16 'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00001FA4	AAAAAAAA AAAAAAAAAA						
00001FAC	00000000 FFFFFFFF			1420	DC	XL16 '00000000FFFFFFFF FFFFFFFF00000000'	v4
00001FB4	FFFFFFFF 00000000						
				1421			
00001FC0				1422	VRR_D	VBLEND, 2	
00001FC0		00001FC0		1423+	DS	0FD	
00001FC0	00002008			1424+	USING	*, R5	base for test data and test routine
00001FC4	0015			1425+T21	DC	A(X21)	address of test routine
00001FC6	00			1426+	DC	H'21'	test number
00001FC7	02			1427+	DC	X'00'	
00001FC8	E5C2D3C5 D5C44040			1428+	DC	HL1'2'	m5
00001FD0	0000204C			1429+	DC	CL8'VBLEND'	instruction name
00001FD4	0000205C			1430+	DC	A(RE21+16)	address of v2 source
00001FD8	0000206C			1431+	DC	A(RE21+32)	address of v3 source
00001FDC	00000010			1432+	DC	A(RE21+48)	address of v4 source
00001FE0	0000203C			1433+	DC	A(16)	result length
00001FE8	00000000 00000000			1434+REA21	DC	A(RE21)	result address
00001FF0	00000000 00000000			1435+	DS	FD	gap
00001FF8	00000000 00000000			1436+V1021	DS	XL16	V1 output
00002000	00000000 00000000						
				1437+	DS	FD	gap
				1438+*			
00002008				1439+X21	DS	0F	
00002008	E310 5010 0014		00000010	1440+	LGF	R1, V2ADDR	load v2 source
0000200E	E721 0000 0006		00000000	1441+	VL	v2, 0(R1)	use v22 to test decoder
00002014	E310 5014 0014		00000014	1442+	LGF	R1, V3ADDR	load v3 source
0000201A	E731 0000 0006		00000000	1443+	VL	v3, 0(R1)	use v23 to test decoder
00002020	E310 5018 0014		00000018	1444+	LGF	R1, V4ADDR	load v4 source
00002026	E741 0000 0006		00000000	1445+	VL	v4, 0(R1)	use v24 to test decoder
0000202C				1448+	DS	0H	E789 VBLEND
0000202C	E7			1449+	DC	X'E7'	- Vector Blend
0000202D	12			1450+	DC	X'12'	v1, v2
0000202E	32			1451+	DC	HL1'50'	v3, m5
0000202F	00			1452+	DC	x'00'	reserved
00002030	40			1453+	DC	x'40'	v4, RXB
00002031	89			1454+	DC	X'89'	
00002032	E710 5030 000E		00001FF0	1456+	VST	V1, V1021	save v1 output
00002038	07FB			1457+	BR	R11	return
0000203C				1458+RE21	DC	0F	xl16 expected result
0000203C				1459+	DROP	R5	
0000203C	22222222 AAAAAAAAAA			1460	DC	XL16 '22222222AAAAAAAA AAAAAAAAAA22222222'	result
00002044	AAAAAAAA 22222222						
0000204C	22222222 22222222			1461	DC	XL16 '2222222222222222 2222222222222222'	v2
00002054	22222222 22222222						
0000205C	AAAAAAAA AAAAAAAAAA			1462	DC	XL16 'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00002064	AAAAAAAA AAAAAAAAAA						
0000206C	80000000 00000000			1463	DC	XL16 '8000000000000000 0000000080000000'	v4

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002074	00000000 80000000			1464			
				1465	VRR_D	VBLEND, 2	
00002080				1466+	DS	0FD	
00002080		00002080		1467+	USING	*, R5	base for test data and test routine
00002080	000020C8			1468+T22	DC	A(X22)	address of test routine
00002084	0016			1469+	DC	H'22'	test number
00002086	00			1470+	DC	X'00'	
00002087	02			1471+	DC	HL1'2'	m5
00002088	E5C2D3C5 D5C44040			1472+	DC	CL8'VBLEND'	instruction name
00002090	0000210C			1473+	DC	A(RE22+16)	address of v2 source
00002094	0000211C			1474+	DC	A(RE22+32)	address of v3 source
00002098	0000212C			1475+	DC	A(RE22+48)	address of v4 source
0000209C	00000010			1476+	DC	A(16)	result length
000020A0	000020FC			1477+REA22	DC	A(RE22)	result address
000020A8	00000000 00000000			1478+	DS	FD	gap
000020B0	00000000 00000000			1479+V1022	DS	XL16	V1 output
000020B8	00000000 00000000						
000020C0	00000000 00000000			1480+	DS	FD	gap
				1481+*			
000020C8				1482+X22	DS	0F	
000020C8	E310 5010 0014		00000010	1483+	LGF	R1, V2ADDR	load v2 source
000020CE	E721 0000 0006		00000000	1484+	VL	v2, 0(R1)	use v22 to test decoder
000020D4	E310 5014 0014		00000014	1485+	LGF	R1, V3ADDR	load v3 source
000020DA	E731 0000 0006		00000000	1486+	VL	v3, 0(R1)	use v23 to test decoder
000020E0	E310 5018 0014		00000018	1487+	LGF	R1, V4ADDR	load v4 source
000020E6	E741 0000 0006		00000000	1488+	VL	v4, 0(R1)	use v24 to test decoder
000020EC				1491+	DS	0H	E789 VBLEND
000020EC	E7			1492+	DC	X'E7'	- Vector Blend
000020ED	12			1493+	DC	X'12'	v1, v2
000020EE	32			1494+	DC	HL1'50'	v3, m5
000020EF	00			1495+	DC	x'00'	reserved
000020F0	40			1496+	DC	x'40'	v4, RXB
000020F1	89			1497+	DC	X'89'	
000020F2	E710 5030 000E		000020B0	1499+	VST	V1, V1022	save v1 output
000020F8	07FB			1500+	BR	R11	return
000020FC				1501+RE22	DC	0F	xl16 expected result
000020FC				1502+	DROP	R5	
000020FC	AAAAAAAA 22222222			1503	DC	XL16'AAAAAAAA22222222 22222222AAAAAAAA'	result
00002104	22222222 AAAAAAAAAA						
0000210C	22222222 22222222			1504	DC	XL16'2222222222222222 2222222222222222'	v2
00002114	22222222 22222222						
0000211C	AAAAAAAA AAAAAAAAAA			1505	DC	XL16'AAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAA'	v3
00002124	AAAAAAAA AAAAAAAAAA						
0000212C	00000000 80000000			1506	DC	XL16'0000000080000000 8000000000000000'	v4
00002134	80000000 00000000						
				1507			
				1508 * Doubleword		m5 = 3	
				1509			
				1510	VRR_D	VBLEND, 3	
00002140				1511+	DS	0FD	
00002140		00002140		1512+	USING	*, R5	base for test data and test routine
00002140	00002188			1513+T23	DC	A(X23)	address of test routine
00002144	0017			1514+	DC	H'23'	test number

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002146	00			1515+	DC	X'00'	
00002147	03			1516+	DC	HL1'3'	m5
00002148	E5C2D3C5 D5C44040			1517+	DC	CL8'VBLEND'	instruction name
00002150	000021CC			1518+	DC	A(RE23+16)	address of v2 source
00002154	000021DC			1519+	DC	A(RE23+32)	address of v3 source
00002158	000021EC			1520+	DC	A(RE23+48)	address of v4 source
0000215C	00000010			1521+	DC	A(16)	result length
00002160	000021BC			1522+REA23	DC	A(RE23)	result address
00002168	00000000 00000000			1523+	DS	FD	gap
00002170	00000000 00000000			1524+V1023	DS	XL16	V1 output
00002178	00000000 00000000						
00002180	00000000 00000000			1525+	DS	FD	gap
				1526+*			
00002188				1527+X23	DS	0F	
00002188	E310 5010 0014		00000010	1528+	LGF	R1,V2ADDR	load v2 source
0000218E	E721 0000 0006		00000000	1529+	VL	v2,0(R1)	use v22 to test decoder
00002194	E310 5014 0014		00000014	1530+	LGF	R1,V3ADDR	load v3 source
0000219A	E731 0000 0006		00000000	1531+	VL	v3,0(R1)	use v23 to test decoder
000021A0	E310 5018 0014		00000018	1532+	LGF	R1,V4ADDR	load v4 source
000021A6	E741 0000 0006		00000000	1533+	VL	v4,0(R1)	use v24 to test decoder
000021AC				1536+	DS	0H	E789 VBLEND
000021AC	E7			1537+	DC	X'E7'	- Vector Blend
000021AD	12			1538+	DC	X'12'	v1, v2
000021AE	33			1539+	DC	HL1'51'	v3, m5
000021AF	00			1540+	DC	x'00'	reserved
000021B0	40			1541+	DC	x'40'	v4, RXB
000021B1	89			1542+	DC	X'89'	
000021B2	E710 5030 000E		00002170	1544+	VST	V1,V1023	save v1 output
000021B8	07FB			1545+	BR	R11	return
000021BC				1546+RE23	DC	0F	xl16 expected result
000021BC				1547+	DROP	R5	
000021BC	AAAAAAAA AAAAAAAAAA			1548	DC	XL16'AA'	result
000021C4	AAAAAAAA AAAAAAAAAA						
000021CC	22222222 22222222			1549	DC	XL16'2222222222222222 2222222222222222'	v2
000021D4	22222222 22222222						
000021DC	AAAAAAAA AAAAAAAAAA			1550	DC	XL16'AA'	vA
000021E4	AAAAAAAA AAAAAAAAAA						
000021EC	00000000 00000000			1551	DC	XL16'0000000000000000 0000000000000000'	v4
000021F4	00000000 00000000						
				1552			
				1553	VRR_D	VBLEND, 3	
00002200				1554+	DS	0FD	
00002200		00002200		1555+	USING	*,R5	base for test data and test routine
00002200	00002248			1556+T24	DC	A(X24)	address of test routine
00002204	0018			1557+	DC	H'24'	test number
00002206	00			1558+	DC	X'00'	
00002207	03			1559+	DC	HL1'3'	m5
00002208	E5C2D3C5 D5C44040			1560+	DC	CL8'VBLEND'	instruction name
00002210	0000228C			1561+	DC	A(RE24+16)	address of v2 source
00002214	0000229C			1562+	DC	A(RE24+32)	address of v3 source
00002218	000022AC			1563+	DC	A(RE24+48)	address of v4 source
0000221C	00000010			1564+	DC	A(16)	result length
00002220	0000227C			1565+REA24	DC	A(RE24)	result address
00002228	00000000 00000000			1566+	DS	FD	gap

LOC	OBJECT CODE			ADDR1	ADDR2	STMT			
00002230	00000000	00000000				1567+V1024	DS	XL16	V1 output
00002238	00000000	00000000							
00002240	00000000	00000000				1568+	DS	FD	gap
						1569+*			
00002248						1570+X24	DS	0F	
00002248	E310	5010	0014		00000010	1571+	LGF	R1,V2ADDR	load v2 source
0000224E	E721	0000	0006		00000000	1572+	VL	v2,0(R1)	use v22 to test decoder
00002254	E310	5014	0014		00000014	1573+	LGF	R1,V3ADDR	load v3 source
0000225A	E731	0000	0006		00000000	1574+	VL	v3,0(R1)	use v23 to test decoder
00002260	E310	5018	0014		00000018	1575+	LGF	R1,V4ADDR	load v4 source
00002266	E741	0000	0006		00000000	1576+	VL	v4,0(R1)	use v24 to test decoder
0000226C						1579+	DS	0H	E789 VBLEND
0000226C	E7					1580+	DC	X'E7'	- Vector Blend
0000226D	12					1581+	DC	X'12'	v1, v2
0000226E	33					1582+	DC	HL1'51'	v3, m5
0000226F	00					1583+	DC	x'00'	reserved
00002270	40					1584+	DC	x'40'	v4, RXB
00002271	89					1585+	DC	X'89'	
00002272	E710	A030	000E		00002230	1587+	VST	V1,V1024	save v1 output
00002278	07FB					1588+	BR	R11	return
0000227C						1589+RE24	DC	0F	xl16 expected result
0000227C						1590+	DROP	R5	
0000227C	22222222	22222222				1591	DC	XL16'2222222222222222 2222222222222222'	result
00002284	22222222	22222222							
0000228C	22222222	22222222				1592	DC	XL16'2222222222222222 2222222222222222'	v2
00002294	22222222	22222222							
0000229C	AAAAAAAA	AAAAAAAA				1593	DC	XL16'AA'	v3
000022A4	AAAAAAAA	AAAAAAAA							
000022AC	FFFFFFFF	FFFFFFFF				1594	DC	XL16'FF'	v4
000022B4	FFFFFFFF	FFFFFFFF							
000022C0						1595			
000022C0						1596	VRR_D	VBLEND, 3	
000022C0				000022C0		1597+	DS	0FD	
000022C0	00002308					1598+	USING	*,R5	base for test data and test routine
000022C4	0019					1599+T25	DC	A(X25)	address of test routine
000022C6	00					1600+	DC	H'25'	test number
000022C7	03					1601+	DC	X'00'	
000022C8	E5C2D3C5	D5C44040				1602+	DC	HL1'3'	m5
000022D0	0000234C					1603+	DC	CL8'VBLEND'	instruction name
000022D4	0000235C					1604+	DC	A(RE25+16)	address of v2 source
000022D8	0000236C					1605+	DC	A(RE25+32)	address of v3 source
000022DC	00000010					1606+	DC	A(RE25+48)	address of v4 source
000022E0	0000233C					1607+	DC	A(16)	result length
000022E8	00000000	00000000				1608+REA25	DC	A(RE25)	result address
000022F0	00000000	00000000				1609+	DS	FD	gap
000022F8	00000000	00000000				1610+V1025	DS	XL16	V1 output
00002300	00000000	00000000				1611+	DS	FD	gap
						1612+*			
00002308						1613+X25	DS	0F	
00002308	E310	5010	0014		00000010	1614+	LGF	R1,V2ADDR	load v2 source
0000230E	E721	0000	0006		00000000	1615+	VL	v2,0(R1)	use v22 to test decoder
00002314	E310	5014	0014		00000014	1616+	LGF	R1,V3ADDR	load v3 source
0000231A	E731	0000	0006		00000000	1617+	VL	v3,0(R1)	use v23 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002320	E310 5018 0014		00000018	1618+	LGF	R1,V4ADDR	load v4 source	
00002326	E741 0000 0006		00000000	1619+	VL	v4,0(R1)	use v24 to test decoder	
0000232C				1622+	DS	0H	E789 VBLEND	
0000232C	E7			1623+	DC	X'E7'	- Vector Blend	
0000232D	12			1624+	DC	X'12'	v1, v2	
0000232E	33			1625+	DC	HL1'51'	v3, m5	
0000232F	00			1626+	DC	x'00'	reserved	
00002330	40			1627+	DC	x'40'	v4, RXB	
00002331	89			1628+	DC	X'89'		
00002332	E710 5030 000E		000022F0	1630+	VST	V1,V1025	save v1 output	
00002338	07FB			1631+	BR	R11	return	
0000233C				1632+RE25	DC	0F	xl16 expected result	
0000233C				1633+	DROP	R5		
0000233C	AAAAAAAA AAAAAAAAAA			1634	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	result	
00002344	AAAAAAAA AAAAAAAAAA							
0000234C	22222222 22222222			1635	DC	XL16'2222222222222222 2222222222222222'	v2	
00002354	22222222 22222222							
0000235C	AAAAAAAA AAAAAAAAAA			1636	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3	
00002364	AAAAAAAA AAAAAAAAAA							
0000236C	00FF00FF 00FF00FF			1637	DC	XL16'00FF00FF00FF00FF 00FF00FF00FF00FF'	v4	
00002374	00FF00FF 00FF00FF							
00002380				1638				
00002380				1639	VRR_D	VBLEND, 3		
00002380		00002380		1640+	DS	0FD		
00002380	000023C8			1641+	USING	*,R5	base for test data and test routine	
00002384	001A			1642+T26	DC	A(X26)	address of test routine	
00002386	00			1643+	DC	H'26'	test number	
00002387	03			1644+	DC	X'00'		
00002388	E5C2D3C5 D5C44040			1645+	DC	HL1'3'	m5	
00002390	0000240C			1646+	DC	CL8'VBLEND'	instruction name	
00002394	0000241C			1647+	DC	A(RE26+16)	address of v2 source	
00002398	0000242C			1648+	DC	A(RE26+32)	address of v3 source	
0000239C	00000010			1649+	DC	A(RE26+48)	address of v4 source	
000023A0	000023FC			1650+	DC	A(16)	result length	
000023A8	00000000 00000000			1651+REA26	DC	A(RE26)	result address	
000023B0	00000000 00000000			1652+	DS	FD	gap	
000023B8	00000000 00000000			1653+V1026	DS	XL16	V1 output	
000023C0	00000000 00000000			1654+	DS	FD	gap	
000023C8				1655+*				
000023C8	E310 5010 0014		00000010	1656+X26	DS	0F		
000023CE	E721 0000 0006		00000000	1657+	LGF	R1,V2ADDR	load v2 source	
000023D4	E310 5014 0014		00000014	1658+	VL	v2,0(R1)	use v22 to test decoder	
000023DA	E731 0000 0006		00000000	1659+	LGF	R1,V3ADDR	load v3 source	
000023E0	E310 5018 0014		00000018	1660+	VL	v3,0(R1)	use v23 to test decoder	
000023E6	E741 0000 0006		00000000	1661+	LGF	R1,V4ADDR	load v4 source	
				1662+	VL	v4,0(R1)	use v24 to test decoder	
000023EC				1665+	DS	0H	E789 VBLEND	
000023EC	E7			1666+	DC	X'E7'	- Vector Blend	
000023ED	12			1667+	DC	X'12'	v1, v2	
000023EE	33			1668+	DC	HL1'51'	v3, m5	
000023EF	00			1669+	DC	x'00'	reserved	
000023F0	40			1670+	DC	x'40'	v4, RXB	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000023F1	89			1671+	DC	X'89'	
000023F2	E710 5030 000E		000023B0	1673+	VST	V1,V1026	save v1 output
000023F8	07FB			1674+	BR	R11	return
000023FC				1675+RE26	DC	0F	xl16 expected result
000023FC				1676+	DROP	R5	
000023FC	22222222 22222222			1677	DC	XL16'2222222222222222 2222222222222222'	result
00002404	22222222 22222222						
0000240C	22222222 22222222			1678	DC	XL16'2222222222222222 2222222222222222'	v2
00002414	22222222 22222222						
0000241C	AAAAAAAA AAAAAAAAAA			1679	DC	XL16'AA'	v3
00002424	AAAAAAAA AAAAAAAAAA						
0000242C	FF00FF00 FF00FF00			1680	DC	XL16'FF00FF00FF00FF00 FF00FF00FF00FF00'	v4
00002434	FF00FF00 FF00FF00						
				1681			
				1682	VRR_D	VBLEND, 3	
00002440				1683+	DS	0FD	
00002440		00002440		1684+	USING	*,R5	base for test data and test routine
00002440	00002488			1685+T27	DC	A(X27)	address of test routine
00002444	001B			1686+	DC	H'27'	test number
00002446	00			1687+	DC	X'00'	
00002447	03			1688+	DC	HL1'3'	m5
00002448	E5C2D3C5 D5C44040			1689+	DC	CL8'VBLEND'	instruction name
00002450	000024CC			1690+	DC	A(RE27+16)	address of v2 source
00002454	000024DC			1691+	DC	A(RE27+32)	address of v3 source
00002458	000024EC			1692+	DC	A(RE27+48)	address of v4 source
0000245C	00000010			1693+	DC	A(16)	result length
00002460	000024BC			1694+REA27	DC	A(RE27)	result address
00002468	00000000 00000000			1695+	DS	FD	gap
00002470	00000000 00000000			1696+V1027	DS	XL16	V1 output
00002478	00000000 00000000						
00002480	00000000 00000000			1697+	DS	FD	gap
				1698+*			
00002488				1699+X27	DS	0F	
00002488	E310 5010 0014		00000010	1700+	LGF	R1,V2ADDR	load v2 source
0000248E	E721 0000 0006		00000000	1701+	VL	v2,0(R1)	use v22 to test decoder
00002494	E310 5014 0014		00000014	1702+	LGF	R1,V3ADDR	load v3 source
0000249A	E731 0000 0006		00000000	1703+	VL	v3,0(R1)	use v23 to test decoder
000024A0	E310 5018 0014		00000018	1704+	LGF	R1,V4ADDR	load v4 source
000024A6	E741 0000 0006		00000000	1705+	VL	v4,0(R1)	use v24 to test decoder
000024AC				1708+	DS	0H	E789 VBLEND
000024AC	E7			1709+	DC	X'E7'	- Vector Blend
000024AD	12			1710+	DC	X'12'	v1, v2
000024AE	33			1711+	DC	HL1'51'	v3, m5
000024AF	00			1712+	DC	x'00'	reserved
000024B0	40			1713+	DC	x'40'	v4, RXB
000024B1	89			1714+	DC	X'89'	
000024B2	E710 5030 000E		00002470	1716+	VST	V1,V1027	save v1 output
000024B8	07FB			1717+	BR	R11	return
000024BC				1718+RE27	DC	0F	xl16 expected result
000024BC				1719+	DROP	R5	
000024BC	AAAAAAAA AAAAAAAAAA			1720	DC	XL16'AA'	result
000024C4	22222222 22222222						
000024CC	22222222 22222222			1721	DC	XL16'2222222222222222 2222222222222222'	v2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000024D4	22222222 22222222						
000024DC	AAAAAAAA AAAAAAAAAA			1722	DC	XL16 'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
000024E4	AAAAAAAA AAAAAAAAAA						
000024EC	00000000 00000000			1723	DC	XL16 '0000000000000000 FFFFFFFFFFFFFFFFFF'	v4
000024F4	FFFFFFFF FFFFFFFF						
				1724			
				1725	VRR_D	VBLEND, 3	
00002500				1726+	DS	0FD	
00002500		00002500		1727+	USING	*, R5	base for test data and test routine
00002500	00002548			1728+T28	DC	A(X28)	address of test routine
00002504	001C			1729+	DC	H'28'	test number
00002506	00			1730+	DC	X'00'	
00002507	03			1731+	DC	HL1'3'	m5
00002508	E5C2D3C5 D5C44040			1732+	DC	CL8'VBLEND'	instruction name
00002510	0000258C			1733+	DC	A(RE28+16)	address of v2 source
00002514	0000259C			1734+	DC	A(RE28+32)	address of v3 source
00002518	000025AC			1735+	DC	A(RE28+48)	address of v4 source
0000251C	00000010			1736+	DC	A(16)	result length
00002520	0000257C			1737+REA28	DC	A(RE28)	result address
00002528	00000000 00000000			1738+	DS	FD	gap
00002530	00000000 00000000			1739+V1028	DS	XL16	V1 output
00002538	00000000 00000000						
00002540	00000000 00000000			1740+	DS	FD	gap
				1741+*			
00002548				1742+X28	DS	0F	
00002548	E310 5010 0014		00000010	1743+	LGF	R1, V2ADDR	load v2 source
0000254E	E721 0000 0006		00000000	1744+	VL	v2, 0(R1)	use v22 to test decoder
00002554	E310 5014 0014		00000014	1745+	LGF	R1, V3ADDR	load v3 source
0000255A	E731 0000 0006		00000000	1746+	VL	v3, 0(R1)	use v23 to test decoder
00002560	E310 5018 0014		00000018	1747+	LGF	R1, V4ADDR	load v4 source
00002566	E741 0000 0006		00000000	1748+	VL	v4, 0(R1)	use v24 to test decoder
0000256C				1751+	DS	0H	E789 VBLEND
0000256C	E7			1752+	DC	X'E7'	- Vector Blend
0000256D	12			1753+	DC	X'12'	v1, v2
0000256E	33			1754+	DC	HL1'51'	v3, m5
0000256F	00			1755+	DC	x'00'	reserved
00002570	40			1756+	DC	x'40'	v4, RXB
00002571	89			1757+	DC	X'89'	
00002572	E710 5030 000E		00002530	1759+	VST	V1, V1028	save v1 output
00002578	07FB			1760+	BR	R11	return
0000257C				1761+RE28	DC	0F	xl16 expected result
0000257C				1762+	DROP	R5	
0000257C	22222222 22222222			1763	DC	XL16 '2222222222222222 AAAAAAAAAAAAAAAAAA'	v3
00002584	AAAAAAAA AAAAAAAAAA						
0000258C	22222222 22222222			1764	DC	XL16 '2222222222222222 2222222222222222'	v2
00002594	22222222 22222222						
0000259C	AAAAAAAA AAAAAAAAAA			1765	DC	XL16 'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
000025A4	AAAAAAAA AAAAAAAAAA						
000025AC	FFFFFFFF FFFFFFFF			1766	DC	XL16 'FFFFFFFFFFFFFFFFFFFF 0000000000000000'	v4
000025B4	00000000 00000000						
				1767			
				1768	VRR_D	VBLEND, 3	
000025C0				1769+	DS	0FD	
000025C0		000025C0		1770+	USING	*, R5	base for test data and test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000025C0	00002608			1771+T29	DC	A(X29)	address of test routine
000025C4	001D			1772+	DC	H'29'	test number
000025C6	00			1773+	DC	X'00'	
000025C7	03			1774+	DC	HL1'3'	m5
000025C8	E5C2D3C5 D5C44040			1775+	DC	CL8'VBLEND'	instruction name
000025D0	0000264C			1776+	DC	A(RE29+16)	address of v2 source
000025D4	0000265C			1777+	DC	A(RE29+32)	address of v3 source
000025D8	0000266C			1778+	DC	A(RE29+48)	address of v4 source
000025DC	00000010			1779+	DC	A(16)	result length
000025E0	0000263C			1780+REA29	DC	A(RE29)	result address
000025E8	00000000 00000000			1781+	DS	FD	gap
000025F0	00000000 00000000			1782+V1029	DS	XL16	V1 output
000025F8	00000000 00000000						
00002600	00000000 00000000			1783+	DS	FD	gap
				1784+*			
00002608				1785+X29	DS	0F	
00002608	E310 5010 0014		00000010	1786+	LGF	R1,V2ADDR	load v2 source
0000260E	E721 0000 0006		00000000	1787+	VL	v2,0(R1)	use v22 to test decoder
00002614	E310 5014 0014		00000014	1788+	LGF	R1,V3ADDR	load v3 source
0000261A	E731 0000 0006		00000000	1789+	VL	v3,0(R1)	use v23 to test decoder
00002620	E310 5018 0014		00000018	1790+	LGF	R1,V4ADDR	load v4 source
00002626	E741 0000 0006		00000000	1791+	VL	v4,0(R1)	use v24 to test decoder
0000262C				1794+	DS	0H	E789 VBLEND
0000262C	E7			1795+	DC	X'E7'	- Vector Blend
0000262D	12			1796+	DC	X'12'	v1, v2
0000262E	33			1797+	DC	HL1'51'	v3, m5
0000262F	00			1798+	DC	x'00'	reserved
00002630	40			1799+	DC	x'40'	v4, RXB
00002631	89			1800+	DC	X'89'	
00002632	E710 5030 000E		000025F0	1802+	VST	V1,V1029	save v1 output
00002638	07FB			1803+	BR	R11	return
0000263C				1804+RE29	DC	0F	xl16 expected result
0000263C				1805+	DROP	R5	
0000263C	AAAAAAAA AAAAAAAAAA			1806	DC	XL16'AAAAAAAAAAAAAAAAAAAA 2222222222222222'	result
00002644	22222222 22222222						
0000264C	22222222 22222222			1807	DC	XL16'2222222222222222 2222222222222222'	v2
00002654	22222222 22222222						
0000265C	AAAAAAAA AAAAAAAAAA			1808	DC	XL16'AAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAA'	v3
00002664	AAAAAAAA AAAAAAAAAA						
0000266C	00000000 00000000			1809	DC	XL16'0000000000000000 8000000000000000'	v4
00002674	80000000 00000000						
				1810			
00002680				1811	VRR_D	VBLEND, 3	
00002680		00002680		1812+	DS	0FD	
00002680	000026C8			1813+	USING	*,R5	base for test data and test routine
00002684	001E			1814+T30	DC	A(X30)	address of test routine
00002686	00			1815+	DC	H'30'	test number
00002687	03			1816+	DC	X'00'	
00002688	E5C2D3C5 D5C44040			1817+	DC	HL1'3'	m5
00002688				1818+	DC	CL8'VBLEND'	instruction name
00002690	0000270C			1819+	DC	A(RE30+16)	address of v2 source
00002694	0000271C			1820+	DC	A(RE30+32)	address of v3 source
00002698	0000272C			1821+	DC	A(RE30+48)	address of v4 source
0000269C	00000010			1822+	DC	A(16)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000026A0	000026FC			1823+REA30	DC	A(RE30)	result address
000026A8	00000000 00000000			1824+	DS	FD	gap
000026B0	00000000 00000000			1825+V1030	DS	XL16	V1 output
000026B8	00000000 00000000						
000026C0	00000000 00000000			1826+	DS	FD	gap
				1827+*			
000026C8				1828+X30	DS	0F	
000026C8	E310 5010 0014		00000010	1829+	LGF	R1,V2ADDR	load v2 source
000026CE	E721 0000 0006		00000000	1830+	VL	v2,0(R1)	use v22 to test decoder
000026D4	E310 5014 0014		00000014	1831+	LGF	R1,V3ADDR	load v3 source
000026DA	E731 0000 0006		00000000	1832+	VL	v3,0(R1)	use v23 to test decoder
000026E0	E310 5018 0014		00000018	1833+	LGF	R1,V4ADDR	load v4 source
000026E6	E741 0000 0006		00000000	1834+	VL	v4,0(R1)	use v24 to test decoder
000026EC				1837+	DS	0H	E789 VBLEND
000026EC	E7			1838+	DC	X'E7'	- Vector Blend
000026ED	12			1839+	DC	X'12'	v1, v2
000026EE	33			1840+	DC	HL1'51'	v3, m5
000026EF	00			1841+	DC	x'00'	reserved
000026F0	40			1842+	DC	x'40'	v4, RXB
000026F1	89			1843+	DC	X'89'	
000026F2	E710 5030 000E		000026B0	1845+	VST	V1,V1030	save v1 output
000026F8	07FB			1846+	BR	R11	return
000026FC				1847+REA30	DC	0F	xl16 expected result
000026FC				1848+	DROP	R5	
000026FC	AAAAAAAA AAAAAAAAAA			1849	DC	XL16'AAAAAAAAAAAAAAAAAAAA 2222222222222222'	result
00002704	22222222 22222222						
0000270C	22222222 22222222			1850	DC	XL16'2222222222222222 2222222222222222'	v2
00002714	22222222 22222222						
0000271C	AAAAAAAA AAAAAAAAAA			1851	DC	XL16'AAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAA'	v3
00002724	AAAAAAAA AAAAAAAAAA						
0000272C	00000000 00000000			1852	DC	XL16'0000000000000000 8000000000000000'	v4
00002734	80000000 00000000						
				1853			
				1854 * Quadword		m5 = 4	
				1855			
				1856	VRR_D	VBLEND, 4	
00002740				1857+	DS	0FD	
00002740		00002740		1858+	USING	*,R5	base for test data and test routine
00002740	00002788			1859+T31	DC	A(X31)	address of test routine
00002744	001F			1860+	DC	H'31'	test number
00002746	00			1861+	DC	X'00'	
00002747	04			1862+	DC	HL1'4'	m5
00002748	E5C2D3C5 D5C44040			1863+	DC	CL8'VBLEND'	instruction name
00002750	000027CC			1864+	DC	A(RE31+16)	address of v2 source
00002754	000027DC			1865+	DC	A(RE31+32)	address of v3 source
00002758	000027EC			1866+	DC	A(RE31+48)	address of v4 source
0000275C	00000010			1867+	DC	A(16)	result length
00002760	000027BC			1868+REA31	DC	A(RE31)	result address
00002768	00000000 00000000			1869+	DS	FD	gap
00002770	00000000 00000000			1870+V1031	DS	XL16	V1 output
00002778	00000000 00000000						
00002780	00000000 00000000			1871+	DS	FD	gap
				1872+*			
00002788				1873+X31	DS	0F	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002788	E310 5010 0014		00000010	1874+	LGF	R1,V2ADDR	load v2 source	
0000278E	E721 0000 0006		00000000	1875+	VL	v2,0(R1)	use v22 to test decoder	
00002794	E310 5014 0014		00000014	1876+	LGF	R1,V3ADDR	load v3 source	
0000279A	E731 0000 0006		00000000	1877+	VL	v3,0(R1)	use v23 to test decoder	
000027A0	E310 5018 0014		00000018	1878+	LGF	R1,V4ADDR	load v4 source	
000027A6	E741 0000 0006		00000000	1879+	VL	v4,0(R1)	use v24 to test decoder	
000027AC				1882+	DS	0H	E789 VBLEND	
000027AC	E7			1883+	DC	X'E7'	- Vector Blend	
000027AD	12			1884+	DC	X'12'	v1, v2	
000027AE	34			1885+	DC	HL1'52'	v3, m5	
000027AF	00			1886+	DC	x'00'	reserved	
000027B0	40			1887+	DC	x'40'	v4, RXB	
000027B1	89			1888+	DC	X'89'		
000027B2	E710 5030 000E		00002770	1890+	VST	V1,V1031	save v1 output	
000027B8	07FB			1891+	BR	R11	return	
000027BC				1892+RE31	DC	0F	xl16 expected result	
000027BC				1893+	DROP	R5		
000027BC	AAAAAAAA AAAAAAAAAA			1894	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	result	
000027C4	AAAAAAAA AAAAAAAAAA							
000027CC	22222222 22222222			1895	DC	XL16'2222222222222222 2222222222222222'	v2	
000027D4	22222222 22222222							
000027DC	AAAAAAAA AAAAAAAAAA			1896	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	vA	
000027E4	AAAAAAAA AAAAAAAAAA							
000027EC	00000000 00000000			1897	DC	XL16'0000000000000000 0000000000000000'	v4	
000027F4	00000000 00000000							
				1898				
				1899	VRR_D	VBLEND, 4		
00002800				1900+	DS	0FD		
00002800		00002800		1901+	USING	*,R5	base for test data and test routine	
00002800	00002848			1902+T32	DC	A(X32)	address of test routine	
00002804	0020			1903+	DC	H'32'	test number	
00002806	00			1904+	DC	X'00'		
00002807	04			1905+	DC	HL1'4'	m5	
00002808	E5C2D3C5 D5C44040			1906+	DC	CL8'VBLEND'	instruction name	
00002810	0000288C			1907+	DC	A(RE32+16)	address of v2 source	
00002814	0000289C			1908+	DC	A(RE32+32)	address of v3 source	
00002818	000028AC			1909+	DC	A(RE32+48)	address of v4 source	
0000281C	00000010			1910+	DC	A(16)	result length	
00002820	0000287C			1911+REA32	DC	A(RE32)	result address	
00002828	00000000 00000000			1912+	DS	FD	gap	
00002830	00000000 00000000			1913+V1032	DS	XL16	V1 output	
00002838	00000000 00000000							
00002840	00000000 00000000			1914+	DS	FD	gap	
				1915+*				
00002848				1916+X32	DS	0F		
00002848	E310 5010 0014		00000010	1917+	LGF	R1,V2ADDR	load v2 source	
0000284E	E721 0000 0006		00000000	1918+	VL	v2,0(R1)	use v22 to test decoder	
00002854	E310 5014 0014		00000014	1919+	LGF	R1,V3ADDR	load v3 source	
0000285A	E731 0000 0006		00000000	1920+	VL	v3,0(R1)	use v23 to test decoder	
00002860	E310 5018 0014		00000018	1921+	LGF	R1,V4ADDR	load v4 source	
00002866	E741 0000 0006		00000000	1922+	VL	v4,0(R1)	use v24 to test decoder	
0000286C				1925+	DS	0H	E789 VBLEND	
0000286C	E7			1926+	DC	X'E7'	- Vector Blend	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000286D	12			1927+	DC	X'12'	v1, v2
0000286E	34			1928+	DC	HL1'52'	v3, m5
0000286F	00			1929+	DC	x'00'	reserved
00002870	40			1930+	DC	x'40'	v4, RXB
00002871	89			1931+	DC	X'89'	
00002872	E710 5030 000E		00002830	1933+	VST	V1,V1032	save v1 output
00002878	07FB			1934+	BR	R11	return
0000287C				1935+RE32	DC	0F	xl16 expected result
0000287C				1936+	DROP	R5	
0000287C	22222222 22222222			1937	DC	XL16'2222222222222222 2222222222222222'	result
00002884	22222222 22222222						
0000288C	22222222 22222222			1938	DC	XL16'2222222222222222 2222222222222222'	v2
00002894	22222222 22222222						
0000289C	AAAAAAAA AAAAAAAAAA			1939	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
000028A4	AAAAAAAA AAAAAAAAAA						
000028AC	FFFFFFFF FFFFFFFF			1940	DC	XL16'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF'	v4
000028B4	FFFFFFFF FFFFFFFF						
				1941			
				1942	VRR_D	VBLEND, 4	
000028C0				1943+	DS	0FD	
000028C0		000028C0		1944+	USING	*,R5	base for test data and test routine
000028C0	00002908			1945+T33	DC	A(X33)	address of test routine
000028C4	0021			1946+	DC	H'33'	test number
000028C6	00			1947+	DC	X'00'	
000028C7	04			1948+	DC	HL1'4'	m5
000028C8	E5C2D3C5 D5C44040			1949+	DC	CL8'VBLEND'	instruction name
000028D0	0000294C			1950+	DC	A(RE33+16)	address of v2 source
000028D4	0000295C			1951+	DC	A(RE33+32)	address of v3 source
000028D8	0000296C			1952+	DC	A(RE33+48)	address of v4 source
000028DC	00000010			1953+	DC	A(16)	result length
000028E0	0000293C			1954+REA33	DC	A(RE33)	result address
000028E8	00000000 00000000			1955+	DS	FD	gap
000028F0	00000000 00000000			1956+V1033	DS	XL16	V1 output
000028F8	00000000 00000000						
00002900	00000000 00000000			1957+	DS	FD	gap
				1958+*			
00002908				1959+X33	DS	0F	
00002908	E310 5010 0014		00000010	1960+	LGF	R1,V2ADDR	load v2 source
0000290E	E721 0000 0006		00000000	1961+	VL	v2,0(R1)	use v22 to test decoder
00002914	E310 5014 0014		00000014	1962+	LGF	R1,V3ADDR	load v3 source
0000291A	E731 0000 0006		00000000	1963+	VL	v3,0(R1)	use v23 to test decoder
00002920	E310 5018 0014		00000018	1964+	LGF	R1,V4ADDR	load v4 source
00002926	E741 0000 0006		00000000	1965+	VL	v4,0(R1)	use v24 to test decoder
0000292C				1968+	DS	0H	E789 VBLEND
0000292C	E7			1969+	DC	X'E7'	- Vector Blend
0000292D	12			1970+	DC	X'12'	v1, v2
0000292E	34			1971+	DC	HL1'52'	v3, m5
0000292F	00			1972+	DC	x'00'	reserved
00002930	40			1973+	DC	x'40'	v4, RXB
00002931	89			1974+	DC	X'89'	
00002932	E710 5030 000E		000028F0	1976+	VST	V1,V1033	save v1 output
00002938	07FB			1977+	BR	R11	return
0000293C				1978+RE33	DC	0F	xl16 expected result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000293C				1979+	DROP	R5	
0000293C	AAAAAAAA AAAAAAAAAA			1980	DC	XL16 'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	result
00002944	AAAAAAAA AAAAAAAAAA						
0000294C	22222222 22222222			1981	DC	XL16 '2222222222222222 2222222222222222'	v2
00002954	22222222 22222222						
0000295C	AAAAAAAA AAAAAAAAAA			1982	DC	XL16 'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00002964	AAAAAAAA AAAAAAAAAA						
0000296C	00FF00FF 00FF00FF			1983	DC	XL16 '00FF00FF00FF00FF 00FF00FF00FF00FF'	v4
00002974	00FF00FF 00FF00FF						
				1984			
				1985	VRR_D	VBLEND, 4	
00002980				1986+	DS	0FD	
00002980		00002980		1987+	USING	*, R5	base for test data and test routine
00002980	000029C8			1988+T34	DC	A(X34)	address of test routine
00002984	0022			1989+	DC	H'34'	test number
00002986	00			1990+	DC	X'00'	
00002987	04			1991+	DC	HL1'4'	m5
00002988	E5C2D3C5 D5C44040			1992+	DC	CL8'VBLEND'	instruction name
00002990	00002A0C			1993+	DC	A(RE34+16)	address of v2 source
00002994	00002A1C			1994+	DC	A(RE34+32)	address of v3 source
00002998	00002A2C			1995+	DC	A(RE34+48)	address of v4 source
0000299C	00000010			1996+	DC	A(16)	result length
000029A0	000029FC			1997+REA34	DC	A(RE34)	result address
000029A8	00000000 00000000			1998+	DS	FD	gap
000029B0	00000000 00000000			1999+V1034	DS	XL16	V1 output
000029B8	00000000 00000000						
000029C0	00000000 00000000			2000+	DS	FD	gap
				2001+*			
000029C8				2002+X34	DS	0F	
000029C8	E310 5010 0014		00000010	2003+	LGF	R1, V2ADDR	load v2 source
000029CE	E721 0000 0006		00000000	2004+	VL	v2, 0(R1)	use v22 to test decoder
000029D4	E310 5014 0014		00000014	2005+	LGF	R1, V3ADDR	load v3 source
000029DA	E731 0000 0006		00000000	2006+	VL	v3, 0(R1)	use v23 to test decoder
000029E0	E310 5018 0014		00000018	2007+	LGF	R1, V4ADDR	load v4 source
000029E6	E741 0000 0006		00000000	2008+	VL	v4, 0(R1)	use v24 to test decoder
000029EC				2011+	DS	0H	E789 VBLEND
000029EC	E7			2012+	DC	X'E7'	- Vector Blend
000029ED	12			2013+	DC	X'12'	v1, v2
000029EE	34			2014+	DC	HL1'52'	v3, m5
000029EF	00			2015+	DC	x'00'	reserved
000029F0	40			2016+	DC	x'40'	v4, RXB
000029F1	89			2017+	DC	X'89'	
000029F2	E710 5030 000E		000029B0	2019+	VST	V1, V1034	save v1 output
000029F8	07FB			2020+	BR	R11	return
000029FC				2021+RE34	DC	0F	xl16 expected result
000029FC				2022+	DROP	R5	
000029FC	22222222 22222222			2023	DC	XL16 '2222222222222222 2222222222222222'	result
00002A04	22222222 22222222						
00002A0C	22222222 22222222			2024	DC	XL16 '2222222222222222 2222222222222222'	v2
00002A14	22222222 22222222						
00002A1C	AAAAAAAA AAAAAAAAAA			2025	DC	XL16 'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00002A24	AAAAAAAA AAAAAAAAAA						
00002A2C	FF00FF00 FF00FF00			2026	DC	XL16 'FF00FF00FF00FF00 FF00FF00FF00FF00'	v4
00002A34	FF00FF00 FF00FF00						

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				2027			
				2028	VRR_D	VBLEND, 4	
00002A40				2029+	DS	0FD	
00002A40		00002A40		2030+	USING	*, R5	base for test data and test routine
00002A40	00002A88			2031+T35	DC	A(X35)	address of test routine
00002A44	0023			2032+	DC	H'35'	test number
00002A46	00			2033+	DC	X'00'	
00002A47	04			2034+	DC	HL1'4'	m5
00002A48	E5C2D3C5 D5C44040			2035+	DC	CL8'VBLEND'	instruction name
00002A50	00002ACC			2036+	DC	A(RE35+16)	address of v2 source
00002A54	00002ADC			2037+	DC	A(RE35+32)	address of v3 source
00002A58	00002AEC			2038+	DC	A(RE35+48)	address of v4 source
00002A5C	00000010			2039+	DC	A(16)	result length
00002A60	00002ABC			2040+REA35	DC	A(RE35)	result address
00002A68	00000000 00000000			2041+	DS	FD	gap
00002A70	00000000 00000000			2042+V1035	DS	XL16	V1 output
00002A78	00000000 00000000						
00002A80	00000000 00000000			2043+	DS	FD	gap
				2044+*			
00002A88				2045+X35	DS	0F	
00002A88	E310 5010 0014		00000010	2046+	LGF	R1, V2ADDR	load v2 source
00002A8E	E721 0000 0006		00000000	2047+	VL	v2, 0(R1)	use v22 to test decoder
00002A94	E310 5014 0014		00000014	2048+	LGF	R1, V3ADDR	load v3 source
00002A9A	E731 0000 0006		00000000	2049+	VL	v3, 0(R1)	use v23 to test decoder
00002AA0	E310 5018 0014		00000018	2050+	LGF	R1, V4ADDR	load v4 source
00002AA6	E741 0000 0006		00000000	2051+	VL	v4, 0(R1)	use v24 to test decoder
00002AAC				2054+	DS	0H	E789 VBLEND
00002AAC	E7			2055+	DC	X'E7'	- Vector Blend
00002AAD	12			2056+	DC	X'12'	v1, v2
00002AAE	34			2057+	DC	HL1'52'	v3, m5
00002AAF	00			2058+	DC	x'00'	reserved
00002AB0	40			2059+	DC	x'40'	v4, RXB
00002AB1	89			2060+	DC	X'89'	
00002AB2	E710 5030 000E		00002A70	2062+	VST	V1, V1035	save v1 output
00002AB8	07FB			2063+	BR	R11	return
00002ABC				2064+RE35	DC	0F	xl16 expected result
00002ABC				2065+	DROP	R5	
00002ABC	AAAAAAAA AAAAAAAAAA			2066	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	result
00002AC4	AAAAAAAA AAAAAAAAAA						
00002ACC	22222222 22222222			2067	DC	XL16'2222222222222222 2222222222222222'	v2
00002AD4	22222222 22222222						
00002ADC	AAAAAAAA AAAAAAAAAA			2068	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00002AE4	AAAAAAAA AAAAAAAAAA						
00002AEC	00000000 00000000			2069	DC	XL16'0000000000000000 FFFFFFFFFFFFFFFFFF'	v4
00002AF4	FFFFFFFF FFFFFFFF						
				2070			
				2071	VRR_D	VBLEND, 4	
00002B00				2072+	DS	0FD	
00002B00		00002B00		2073+	USING	*, R5	base for test data and test routine
00002B00	00002B48			2074+T36	DC	A(X36)	address of test routine
00002B04	0024			2075+	DC	H'36'	test number
00002B06	00			2076+	DC	X'00'	
00002B07	04			2077+	DC	HL1'4'	m5
00002B08	E5C2D3C5 D5C44040			2078+	DC	CL8'VBLEND'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002B10	00002B8C			2079+	DC	A(RE36+16)	address of v2 source
00002B14	00002B9C			2080+	DC	A(RE36+32)	address of v3 source
00002B18	00002BAC			2081+	DC	A(RE36+48)	address of v4 source
00002B1C	00000010			2082+	DC	A(16)	result length
00002B20	00002B7C			2083+REA36	DC	A(RE36)	result address
00002B28	00000000 00000000			2084+	DS	FD	gap
00002B30	00000000 00000000			2085+V1036	DS	XL16	V1 output
00002B38	00000000 00000000						
00002B40	00000000 00000000			2086+	DS	FD	gap
				2087+*			
00002B48				2088+X36	DS	0F	
00002B48	E310 5010 0014		00000010	2089+	LGF	R1,V2ADDR	load v2 source
00002B4E	E721 0000 0006		00000000	2090+	VL	v2,0(R1)	use v22 to test decoder
00002B54	E310 5014 0014		00000014	2091+	LGF	R1,V3ADDR	load v3 source
00002B5A	E731 0000 0006		00000000	2092+	VL	v3,0(R1)	use v23 to test decoder
00002B60	E310 5018 0014		00000018	2093+	LGF	R1,V4ADDR	load v4 source
00002B66	E741 0000 0006		00000000	2094+	VL	v4,0(R1)	use v24 to test decoder
00002B6C				2097+	DS	0H	E789 VBLEND
00002B6C	E7			2098+	DC	X'E7'	- Vector Blend
00002B6D	12			2099+	DC	X'12'	v1, v2
00002B6E	34			2100+	DC	HL1'52'	v3, m5
00002B6F	00			2101+	DC	x'00'	reserved
00002B70	40			2102+	DC	x'40'	v4, RXB
00002B71	89			2103+	DC	X'89'	
00002B72	E710 5030 000E		00002B30	2105+	VST	V1,V1036	save v1 output
00002B78	07FB			2106+	BR	R11	return
00002B7C				2107+RE36	DC	0F	xl16 expected result
00002B7C				2108+	DROP	R5	
00002B7C	22222222 22222222			2109	DC	XL16'2222222222222222 2222222222222222'	v3
00002B84	22222222 22222222						
00002B8C	22222222 22222222			2110	DC	XL16'2222222222222222 2222222222222222'	v2
00002B94	22222222 22222222						
00002B9C	AAAAAAAA AAAAAAAAAA			2111	DC	XL16'AA'	v3
00002BA4	AAAAAAAA AAAAAAAAAA						
00002BAC	FFFFFFFF FFFFFFFF			2112	DC	XL16'FFFFFFFFFFFFFFFFFFFFFFFF 0000000000000000'	v4
00002BB4	00000000 00000000						
				2113			
00002BC0				2114	VRR_D	VBLEND, 4	
00002BC0		00002BC0		2115+	DS	0FD	
00002BC0	00002C08			2116+	USING	*,R5	base for test data and test routine
00002BC4	0025			2117+T37	DC	A(X37)	address of test routine
00002BC6	00			2118+	DC	H'37'	test number
00002BC7	04			2119+	DC	X'00'	
00002BC8	E5C2D3C5 D5C44040			2120+	DC	HL1'4'	m5
00002BD0	00002C4C			2121+	DC	CL8'VBLEND'	instruction name
00002BD4	00002C5C			2122+	DC	A(RE37+16)	address of v2 source
00002BD8	00002C6C			2123+	DC	A(RE37+32)	address of v3 source
00002BDC	00000010			2124+	DC	A(RE37+48)	address of v4 source
00002BE0	00002C3C			2125+	DC	A(16)	result length
00002BE8	00000000 00000000			2126+REA37	DC	A(RE37)	result address
00002BF0	00000000 00000000			2127+	DS	FD	gap
00002BF8	00000000 00000000			2128+V1037	DS	XL16	V1 output
00002C00	00000000 00000000			2129+	DS	FD	gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002C08				2130+*			
00002C08	E310 5010 0014		00000010	2131+X37	DS	0F	
00002C0E	E721 0000 0006		00000000	2132+	LGF	R1,V2ADDR	load v2 source
00002C14	E310 5014 0014		00000014	2133+	VL	v2,0(R1)	use v22 to test decoder
00002C1A	E731 0000 0006		00000000	2134+	LGF	R1,V3ADDR	load v3 source
00002C20	E310 5018 0014		00000018	2135+	VL	v3,0(R1)	use v23 to test decoder
00002C26	E741 0000 0006		00000000	2136+	LGF	R1,V4ADDR	load v4 source
				2137+	VL	v4,0(R1)	use v24 to test decoder
00002C2C				2140+	DS	0H	E789 VBLEND
00002C2C	E7			2141+	DC	X'E7'	- Vector Blend
00002C2D	12			2142+	DC	X'12'	v1, v2
00002C2E	34			2143+	DC	HL1'52'	v3, m5
00002C2F	00			2144+	DC	x'00'	reserved
00002C30	40			2145+	DC	x'40'	v4, RXB
00002C31	89			2146+	DC	X'89'	
00002C32	E710 5030 000E		00002BF0	2148+	VST	V1,V1037	save v1 output
00002C38	07FB			2149+	BR	R11	return
00002C3C				2150+RE37	DC	0F	xl16 expected result
00002C3C				2151+	DROP	R5	
00002C3C	AAAAAAAA AAAAAAAAAA			2152	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	result
00002C44	AAAAAAAA AAAAAAAAAA						
00002C4C	22222222 22222222			2153	DC	XL16'2222222222222222 2222222222222222'	v2
00002C54	22222222 22222222						
00002C5C	AAAAAAAA AAAAAAAAAA			2154	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3
00002C64	AAAAAAAA AAAAAAAAAA						
00002C6C	00000000 00000000			2155	DC	XL16'0000000000000000 8000000000000000'	v4
00002C74	80000000 00000000						
00002C80				2156			
00002C80		00002C80		2157	VRR_D	VBLEND,4	
00002C80	00002CC8			2158+	DS	0FD	
00002C84	0026			2159+	USING	*,R5	base for test data and test routine
00002C86	00			2160+T38	DC	A(X38)	address of test routine
00002C87	04			2161+	DC	H'38'	test number
00002C88	E5C2D3C5 D5C44040			2162+	DC	X'00'	
00002C90	00002D0C			2163+	DC	HL1'4'	m5
00002C94	00002D1C			2164+	DC	CL8'VBLEND'	instruction name
00002C98	00002D2C			2165+	DC	A(RE38+16)	address of v2 source
00002C9C	00000010			2166+	DC	A(RE38+32)	address of v3 source
00002CA0	00002CFC			2167+	DC	A(RE38+48)	address of v4 source
00002CA8	00000000 00000000			2168+	DC	A(16)	result length
00002CB0	00000000 00000000			2169+REA38	DC	A(RE38)	result address
00002CB8	00000000 00000000			2170+	DS	FD	gap
00002CC0	00000000 00000000			2171+V1038	DS	XL16	V1 output
				2172+	DS	FD	gap
00002CC8				2173+*			
00002CC8	E310 5010 0014		00000010	2174+X38	DS	0F	
00002CCE	E721 0000 0006		00000000	2175+	LGF	R1,V2ADDR	load v2 source
00002CD4	E310 5014 0014		00000014	2176+	VL	v2,0(R1)	use v22 to test decoder
00002CDA	E731 0000 0006		00000000	2177+	LGF	R1,V3ADDR	load v3 source
00002CE0	E310 5018 0014		00000018	2178+	VL	v3,0(R1)	use v23 to test decoder
00002CE6	E741 0000 0006		00000000	2179+	LGF	R1,V4ADDR	load v4 source
				2180+	VL	v4,0(R1)	use v24 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002CEC				2183+	DS	0H	E789 VBLEND	
00002CEC	E7			2184+	DC	X'E7'	- Vector Blend	
00002CED	12			2185+	DC	X'12'	v1, v2	
00002CEE	34			2186+	DC	HL1'52'	v3, m5	
00002CEF	00			2187+	DC	x'00'	reserved	
00002CF0	40			2188+	DC	x'40'	v4, RXB	
00002CF1	89			2189+	DC	X'89'		
00002CF2	E710 5030 000E		00002CB0	2191+	VST	V1,V1038	save v1 output	
00002CF8	07FB			2192+	BR	R11	return	
00002CFC				2193+RE38	DC	0F	xl16 expected result	
00002CFC				2194+	DROP	R5		
00002CFC	22222222 22222222			2195	DC	XL16'2222222222222222 2222222222222222'	result	
00002D04	22222222 22222222							
00002D0C	22222222 22222222			2196	DC	XL16'2222222222222222 2222222222222222'	v2	
00002D14	22222222 22222222							
00002D1C	AAAAAAAA AAAAAAAAAA			2197	DC	XL16'AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA'	v3	
00002D24	AAAAAAAA AAAAAAAAAA							
00002D2C	80000000 00000000			2198	DC	XL16'8000000000000000 0000000000000000'	v4	
00002D34	00000000 00000000							
				2199				
				2200				
				2201				
00002D3C	00000000			2202	DC	F'0'	END OF TABLE	
00002D40	00000000			2203	DC	F'0'		
				2204 *				
				2205 *				
				2206 *				
00002D44				2207 E7TESTS	DS	0F		
				2208	PTTABLE			
00002D44				2209+TTABLE	DS	0F		
00002D44	000010C0			2210+	DC	A(T1)		
00002D48	00001180			2211+	DC	A(T2)		
00002D4C	00001240			2212+	DC	A(T3)		
00002D50	00001300			2213+	DC	A(T4)		
00002D54	000013C0			2214+	DC	A(T5)		
00002D58	00001480			2215+	DC	A(T6)		
00002D5C	00001540			2216+	DC	A(T7)		
00002D60	00001600			2217+	DC	A(T8)		
00002D64	000016C0			2218+	DC	A(T9)		
00002D68	00001780			2219+	DC	A(T10)		
00002D6C	00001840			2220+	DC	A(T11)		
00002D70	00001900			2221+	DC	A(T12)		
00002D74	000019C0			2222+	DC	A(T13)		
00002D78	00001A80			2223+	DC	A(T14)		
00002D7C	00001B40			2224+	DC	A(T15)		
00002D80	00001C00			2225+	DC	A(T16)		
00002D84	00001CC0			2226+	DC	A(T17)		
00002D88	00001D80			2227+	DC	A(T18)		
00002D8C	00001E40			2228+	DC	A(T19)		
00002D90	00001F00			2229+	DC	A(T20)		
00002D94	00001FC0			2230+	DC	A(T21)		
00002D98	00002080			2231+	DC	A(T22)		
00002D9C	00002140			2232+	DC	A(T23)		
00002DA0	00002200			2233+	DC	A(T24)		
00002DA4	000022C0			2234+	DC	A(T25)		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				2255	*****		
				2256	* Register equates		
				2257	*****		
		00000000	00000001	2259	R0	EQU	0
		00000001	00000001	2260	R1	EQU	1
		00000002	00000001	2261	R2	EQU	2
		00000003	00000001	2262	R3	EQU	3
		00000004	00000001	2263	R4	EQU	4
		00000005	00000001	2264	R5	EQU	5
		00000006	00000001	2265	R6	EQU	6
		00000007	00000001	2266	R7	EQU	7
		00000008	00000001	2267	R8	EQU	8
		00000009	00000001	2268	R9	EQU	9
		0000000A	00000001	2269	R10	EQU	10
		0000000B	00000001	2270	R11	EQU	11
		0000000C	00000001	2271	R12	EQU	12
		0000000D	00000001	2272	R13	EQU	13
		0000000E	00000001	2273	R14	EQU	14
		0000000F	00000001	2274	R15	EQU	15
				2276	*****		
				2277	* Register equates		
				2278	*****		
		00000000	00000001	2280	V0	EQU	0
		00000001	00000001	2281	V1	EQU	1
		00000002	00000001	2282	V2	EQU	2
		00000003	00000001	2283	V3	EQU	3
		00000004	00000001	2284	V4	EQU	4
		00000005	00000001	2285	V5	EQU	5
		00000006	00000001	2286	V6	EQU	6
		00000007	00000001	2287	V7	EQU	7
		00000008	00000001	2288	V8	EQU	8
		00000009	00000001	2289	V9	EQU	9
		0000000A	00000001	2290	V10	EQU	10
		0000000B	00000001	2291	V11	EQU	11
		0000000C	00000001	2292	V12	EQU	12
		0000000D	00000001	2293	V13	EQU	13
		0000000E	00000001	2294	V14	EQU	14
		0000000F	00000001	2295	V15	EQU	15
		00000010	00000001	2296	V16	EQU	16
		00000011	00000001	2297	V17	EQU	17
		00000012	00000001	2298	V18	EQU	18
		00000013	00000001	2299	V19	EQU	19
		00000014	00000001	2300	V20	EQU	20
		00000015	00000001	2301	V21	EQU	21

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES														
BEGIN	I	00000200	2	178	144	174	175	176											
CTLR0	F	0000048C	4	374	188	189	190	191											
DECNUM	C	00001073	16	425	288	290	296	298											
E7TEST	4	00000000	72	439	237														
E7TESTS	F	00002D44	4	2207	230														
EDIT	X	00001047	18	420	289	297													
ENDTEST	U	0000031E	1	274	235														
EOJ	I	00000470	4	364	223	277													
EOJPSW	D	00000460	8	362	364														
FAILCONT	U	0000030E	1	264															
FAILED	F	00001000	4	402	266	275													
FAILMSG	U	0000030A	1	258	248														
FAILPSW	D	00000478	8	366	368														
FAILTEST	I	00000488	4	368	278														
FB0001	F	00000280	8	207	211	212	214												
IMAGE	1	00000000	11756	0															
K	U	00000400	1	386	387	388	389												
K64	U	00010000	1	388															
M5	U	00000007	1	443	295														
MB	U	00100000	1	389															
MSG	I	000003A8	4	324	222	307													
MSGCMD	C	000003F6	9	354	337	338													
MSGMSG	C	000003FF	95	355	331	352	329												
MSGMVC	I	000003F0	6	352	335														
MSGOK	I	000003BE	2	333	330														
MSGRET	I	000003DE	4	348	341	344													
MSGSAVE	F	000003E4	4	351	327	348													
NEXTE7	U	000002D4	1	232	251	269													
OPNAME	C	00000008	8	445	293														
PAGE	U	00001000	1	387															
PRT3	C	0000105D	18	423	289	290	291	297	298	299									
PRTLNE	C	00001008	16	408	415	306													
PRTLNG	U	0000003F	1	415	305														
PRTM5	C	00001044	2	413	299														
PRTNAME	C	00001033	8	411	293														
PRTNUM	C	00001018	3	409	291														
R0	U	00000000	1	2259	138	188	191	211	213	214	215	220	239	240	265	266	304		
R1	U	00000001	1	2260	305	308	324	327	329	331	333	348							
					581	619	620	621	622	623	624	662	663	664	665	666	667		
					705	706	707	708	709	710	748	749	750	751	752	753	791		
					792	793	794	795	796	836	837	838	839	840	841	879	880		
					881	882	883	884	922	923	924	925	926	927	965	966	967		
					968	969	970	1008	1009	1010	1011	1012	1013	1051	1052	1053	1054		
					1055	1056	1094	1095	1096	1097	1098	1099	1137	1138	1139	1140	1141		
					1142	1182	1183	1184	1185	1186	1187	1225	1226	1227	1228	1229	1230		
					1268	1269	1270	1271	1272	1273	1311	1312	1313	1314	1315	1316	1354		
					1355	1356	1357	1358	1359	1397	1398	1399	1400	1401	1402	1440	1441		
					1442	1443	1444	1445	1483	1484	1485	1486	1487	1488	1528	1529	1530		
					1531	1532	1533	1571	1572	1573	1574	1575	1576	1614	1615	1616	1617		
					1618	1619	1657	1658	1659	1660	1661	1662	1700	1701	1702	1703	1704		
					1705	1743	1744	1745	1746	1747	1748	1786	1787	1788	1789	1790	1791		
					1829	1830	1831	1832	1833	1834	1874	1875	1876	1877	1878	1879	1917		
					1918	1919	1920	1921	1922	1960	1961	1962	1963	1964	1965	2003	2004		
					2005	2006	2007	2008	2046	2047	2048	2049	2050	2051	2089	2090	2091		
					2092	2093	2094	2132	2133	2134	2135	2136	2137	2175	2176	2177	2178		

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE38	F	00002CFC	4	2193	2165	2166	2167	2169	
RE4	F	0000137C	4	723	695	696	697	699	
RE5	F	0000143C	4	766	738	739	740	742	
RE6	F	000014FC	4	809	781	782	783	785	
RE7	F	000015BC	4	854	826	827	828	830	
RE8	F	0000167C	4	897	869	870	871	873	
RE9	F	0000173C	4	940	912	913	914	916	
REA1	A	000010E0	4	570					
REA10	A	000017A0	4	959					
REA11	A	00001860	4	1002					
REA12	A	00001920	4	1045					
REA13	A	000019E0	4	1088					
REA14	A	00001AA0	4	1131					
REA15	A	00001B60	4	1176					
REA16	A	00001C20	4	1219					
REA17	A	00001CE0	4	1262					
REA18	A	00001DA0	4	1305					
REA19	A	00001E60	4	1348					
REA2	A	000011A0	4	613					
REA20	A	00001F20	4	1391					
REA21	A	00001FE0	4	1434					
REA22	A	000020A0	4	1477					
REA23	A	00002160	4	1522					
REA24	A	00002220	4	1565					
REA25	A	000022E0	4	1608					
REA26	A	000023A0	4	1651					
REA27	A	00002460	4	1694					
REA28	A	00002520	4	1737					
REA29	A	000025E0	4	1780					
REA3	A	00001260	4	656					
REA30	A	000026A0	4	1823					
REA31	A	00002760	4	1868					
REA32	A	00002820	4	1911					
REA33	A	000028E0	4	1954					
REA34	A	000029A0	4	1997					
REA35	A	00002A60	4	2040					
REA36	A	00002B20	4	2083					
REA37	A	00002BE0	4	2126					
REA38	A	00002CA0	4	2169					
REA4	A	00001320	4	699					
REA5	A	000013E0	4	742					
REA6	A	000014A0	4	785					
REA7	A	00001560	4	830					
REA8	A	00001620	4	873					
REA9	A	000016E0	4	916					
READDR	A	00000020	4	450	246				
REG2LOW	U	000000DD	1	392					
REG2PATT	U	AABBCCDD	1	391					
RELEN	A	0000001C	4	449					
RPTDWSAV	D	00000398	8	317	304	308			
RPTERROR	I	0000032C	4	284	259				
RPTSAVE	F	00000390	4	314	284	311			
RPTSVR5	F	00000394	4	315	285	310			
SKL0001	U	0000004E	1	204	220				
SKT0001	C	0000022A	20	201	204	221			
SVOLDPSW	U	00000140	0	140					

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES														
V1FUDGE	X	00001094	16	432	242														
V101	X	000010F0	16	572	592														
V1010	X	000017B0	16	961	981														
V1011	X	00001870	16	1004	1024														
V1012	X	00001930	16	1047	1067														
V1013	X	000019F0	16	1090	1110														
V1014	X	00001AB0	16	1133	1153														
V1015	X	00001B70	16	1178	1198														
V1016	X	00001C30	16	1221	1241														
V1017	X	00001CF0	16	1264	1284														
V1018	X	00001DB0	16	1307	1327														
V1019	X	00001E70	16	1350	1370														
V102	X	000011B0	16	615	635														
V1020	X	00001F30	16	1393	1413														
V1021	X	00001FF0	16	1436	1456														
V1022	X	000020B0	16	1479	1499														
V1023	X	00002170	16	1524	1544														
V1024	X	00002230	16	1567	1587														
V1025	X	000022F0	16	1610	1630														
V1026	X	000023B0	16	1653	1673														
V1027	X	00002470	16	1696	1716														
V1028	X	00002530	16	1739	1759														
V1029	X	000025F0	16	1782	1802														
V103	X	00001270	16	658	678														
V1030	X	000026B0	16	1825	1845														
V1031	X	00002770	16	1870	1890														
V1032	X	00002830	16	1913	1933														
V1033	X	000028F0	16	1956	1976														
V1034	X	000029B0	16	1999	2019														
V1035	X	00002A70	16	2042	2062														
V1036	X	00002B30	16	2085	2105														
V1037	X	00002BF0	16	2128	2148														
V1038	X	00002CB0	16	2171	2191														
V104	X	00001330	16	701	721														
V105	X	000013F0	16	744	764														
V106	X	000014B0	16	787	807														
V107	X	00001570	16	832	852														
V108	X	00001630	16	875	895														
V109	X	000016F0	16	918	938														
V10UTPUT	X	00000030	16	452	247														
V2	U	00000002	1	2282	577	620	663	706	749	792	837	880	923	966	1009	1052	1095		
					1138	1183	1226	1269	1312	1355	1398	1441	1484	1529	1572	1615	1658		
					1701	1744	1787	1830	1875	1918	1961	2004	2047	2090	2133	2176			
V20	U	00000014	1	2300															
V21	U	00000015	1	2301															
V22	U	00000016	1	2302															
V23	U	00000017	1	2303															
V24	U	00000018	1	2304															
V25	U	00000019	1	2305															
V26	U	0000001A	1	2306															
V27	U	0000001B	1	2307															
V28	U	0000001C	1	2308															
V29	U	0000001D	1	2309															
V2ADDR	A	00000010	4	446	576	619	662	705	748	791	836	879	922	965	1008	1051	1094		
					1137	1182	1225	1268	1311	1354	1397	1440	1483	1528	1571	1614	1657		
					1700	1743	1786	1829	1874	1917	1960	2003	2046	2089	2132	2175			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X8	F	00001648	4	878	864
X9	F	00001708	4	921	907
XC0001	U	000002D0	1	224	216
ZVE7TST	J	00000000	11756	137	140 142 146 150 401 138
=A(E7TESTS)	A	00000498	4	379	230
=AL2(L'MSGMSG)	R	000004A2	2	382	329
=F'1'	F	0000049C	4	380	265
=F'2'	F	00000494	4	378	215
=H'0'	H	000004A0	2	381	324

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	11756	0000-2DEB	0000-2DEB
Region		11756	0000-2DEB	0000-2DEB
CSECT	ZVE7TST	11756	0000-2DEB	0000-2DEB

STMT	FILE NAME
------	-----------

```
1 /devstor/sharedvfp/tests/zvector-e7-31-VBLEND.asm
```

**** NO ERRORS FOUND ****