

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 * Zvector E7 instruction tests for VRI-k encoded:
				5 *
				6 * E788 VEVAL - Vector Evaluate
				7 *
				8 * James Wekel March 2026
				9 *****
				11 *****
				12 *
				13 * basic instruction tests
				14 *
				15 *****
				16 * This program tests proper functioning of the z/arch E7 VRI-k
				17 * Vector Evaluate instruction.
				18 * Exceptions are not tested.
				19 *
				20 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				21 * obvious coding errors. None of the tests are thorough. They are
				22 * NOT designed to test all aspects of any of the instructions.
				23 *
				24 *****
				25 *
				26 * *Testcase zzvector-e7-33-VEVAL
				27 * *
				28 * * Zvector E7 instruction tests for VRI-k encoded:
				29 * *
				30 * * E788 VEVAL - Vector Evaluate
				31 * **
				32 * * # -----
				33 * * # This tests only the basic function of the instruction.
				34 * * # Exceptions are NOT tested.
				35 * * # -----
				36 * *
				37 * mainsize 1
				38 * numcpu 1
				39 * sysclear
				40 * archlvl z/Arch
				41 * *
				42 * loadcore "\$(testpath)/zvector-e7-33-VEVAL.core" 0x0
				43 * *
				44 * diag8cmd enable # (needed for messages to Hercules console)
				45 * runtest 5 #
				46 * diag8cmd disable # (reset back to default)
				47 * *
				48 * *Done
				49 * *
				50 *****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				52 *****
				53 * FCHECK Macro - Is a Facility Bit set?
				54 *
				55 * If the facility bit is NOT set, an message is issued and
				56 * the test is skipped.
				57 *
				58 * Fcheck uses R0, R1 and R2
				59 *
				60 * eg. FCHECK 134,'vector-packed-decimal'
				61 *****
				62 MACRO
				63 FCHECK &BITNO,&NOTSETMSG
				64 . * &BITNO : facility bit number to check
				65 . * &NOTSETMSG : 'facility name'
				66 LCLA &FBBYTE Facility bit in Byte
				67 LCLA &FBBIT Facility bit within Byte
				68
				69 LCLA &L(8)
				70 &L(1) SetA 128,64,32,16,8,4,2,1 bit positions within byte
				71
				72 &FBBYTE SETA &BITNO/8
				73 &FBBIT SETA &L((&BITNO-(&FBBYTE*8))+1)
				74 . * MNOTE 0,'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				75
				76 B X&SYSNDX
				77 * Fcheck data area
				78 * skip messgae
				79 SKT&SYSNDX DC C' Skipping tests: '
				80 DC C&NOTSETMSG
				81 DC C' (bit &BITNO) is not installed.'
				82 SKL&SYSNDX EQU *-SKT&SYSNDX
				83 * facility bits
				84 DS FD gap
				85 FB&SYSNDX DS 4FD
				86 DS FD gap
				87 *
				88 X&SYSNDX EQU *
				89 LA R0,((X&SYSNDX-FB&SYSNDX)/8)-1
				90 STFLE FB&SYSNDX get facility bits
				91
				92 XGR R0,R0
				93 IC R0,FB&SYSNDX+&FBBYTE get fbit byte
				94 N R0,=F'&FBBIT' is bit set?
				95 BNZ XC&SYSNDX
				96 *
				97 * facility bit not set, issue message and exit
				98 *
				99 LA R0,SKL&SYSNDX message length
				100 LA R1,SKT&SYSNDX message address
				101 BAL R2,MSG
				102
				103 B E0J
				104 XC&SYSNDX EQU *
				105 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				133 *****	
				134 *	
				135 *****	
00000000		00000000	0001A8D7	136 ZVE7TST	START 0
		00000000		137	USING ZVE7TST,R0 Low core addressability
		00000140	00000000	138	
				139 SVOLDPSW EQU	ZVE7TST+X'140' z/Arch Supervisor call old PSW
00000000		00000000	000001A0	141	ORG ZVE7TST+X'1A0' z/Architecure RESTART PSW
000001A0	00000001 80000000			142	DC X'00000000180000000'
000001A8	00000000 00000200			143	DC AD(BEGIN)
000001B0		000001B0	000001D0	145	ORG ZVE7TST+X'1D0' z/Architecure PROGRAM CHECK PSW
000001D0	00020001 80000000			146	DC X'0002000180000000'
000001D8	00000000 0000DEAD			147	DC AD(X'DEAD')
000001E0		000001E0	00000200	149	ORG ZVE7TST+X'200' Start of actual test program...
				151 *****	
				152 *	
				153 *****	
				154 *	
				155 *	Architecture Mode: z/Arch
				156 *	Register Usage:
				157 *	
				158 *	R0 (work)
				159 *	R1-4 (work)
				160 *	R5 Testing control table - current test base
				161 *	R6-R7 (work)
				162 *	R8 First base register
				163 *	R9 Second base register
				164 *	R10 Third base register
				165 *	R11 E7TEST call return
				166 *	R12 E7TESTS register
				167 *	R13 (work)
				168 *	R14 Subroutine call
				169 *	R15 Secondary Subroutine call or work
				170 *	
				171 *****	
00000200		00000200		173	USING BEGIN,R8 FIRST Base Register
00000200		00001200		174	USING BEGIN+4096,R9 SECOND Base Register
00000200		00002200		175	USING BEGIN+8192,R10 THIRD Base Register
00000200	0580			177 BEGIN	BALR R8,0 Initalize FIRST base register
00000202	0680			178	BCTR R8,0 Initalize FIRST base register
00000204	0680			179	BCTR R8,0 Initalize FIRST base register
00000206	4190 8800		00000800	181	LA R9,2048(,R8) Initalize SECOND base register
0000020A	4190 9800		00000800	182	LA R9,2048(,R9) Initalize SECOND base register
				183	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000020E	41A0 9800		00000800	184	LA	R10,2048(,R9)	Initialize THIRD base register
00000212	41A0 A800		00000800	185	LA	R10,2048(,R10)	Initialize THIRD base register
				186			
00000216	B600 828C		0000048C	187	STCTL	R0,R0,CTLR0	Store CR0 to enable AFP
0000021A	9604 828D		0000048D	188	OI	CTLR0+1,X'04'	Turn on AFP bit
0000021E	9602 828D		0000048D	189	OI	CTLR0+1,X'02'	Turn on Vector bit
00000222	B700 828C		0000048C	190	LCTL	R0,R0,CTLR0	Reload updated CR0
				191			
				192	*****		
				193	* Is z/Architecture Vector-enhancements facility 3 installed (bit 198)		
				194	*****		
				195			
00000226	47F0 80A8		000002A8	196	FCHECK	198,'Vector-enhancements facility 3'	
				197+	B	X0001	
				198+*			Fcheck data area
				199+*			skip messgae
0000022A	40404040 E2928997			200+SKT0001	DC	C'	Skipping tests: '
0000023E	E58583A3 96996085			201+	DC	C'	Vector-enhancements facility 3'
0000025C	404D8289 A340F1F9			202+	DC	C'	(bit 198) is not installed.'
		0000004E	00000001	203+SKL0001	EQU	*	-SKT0001
				204+*			facility bits
00000278	00000000 00000000			205+	DS	FD	gap
00000280	00000000 00000000			206+FB0001	DS	4FD	
000002A0	00000000 00000000			207+	DS	FD	gap
				208+*			
		000002A8	00000001	209+X0001	EQU	*	
000002A8	4100 0004		00000004	210+	LA	R0,((X0001-FB0001)/8)-1	
000002AC	B2B0 8080		00000280	211+	STFLE	FB0001	get facility bits
000002B0	B982 0000			212+	XGR	R0,R0	
000002B4	4300 8098		00000298	213+	IC	R0,FB0001+24	get fbit byte
000002B8	5400 8294		00000494	214+	N	R0,=F'2'	is bit set?
000002BC	4770 80D0		000002D0	215+	BNZ	XC0001	
				216+*			
				217+*	facility bit not set, issue message and exit		
				218+*			
000002C0	4100 004E		0000004E	219+	LA	R0,SKL0001	message length
000002C4	4110 802A		0000022A	220+	LA	R1,SKT0001	message address
000002C8	4520 81A8		000003A8	221+	BAL	R2,MSG	
000002CC	47F0 8270		00000470	222+	B	E0J	
		000002D0	00000001	223+XC0001	EQU	*	

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					279	*****			
					280	*	RPTERROR	Report instruction test in error	
					281	*****			
0000032C	50F0	8190		00000390	283	RPTERROR	ST	R15,RPTSAVE	Save return address
00000330	5050	8194		00000394	284		ST	R5,RPTSVR5	Save R5
					285	*			
00000334	4820	5004		00000004	286		LH	R2,TNUM	get test number and convert
00000338	4E20	8E74		00001074	287		CVD	R2,DECNUM	
0000033C	D211	8E5E	8E48	0000105E	288		MVC	PRT3,EDIT	
00000342	DE11	8E5E	8E74	0000105E	289		ED	PRT3,DECNUM	
00000348	D202	8E18	8E6B	00001018	290		MVC	PRTNUM(3),PRT3+13	fill in message with test #
					291				
0000034E	D207	8E33	5008	00001033	292		MVC	PRTNAME,OPNAME	fill in message with instruction
					293	*			
00000354	B982	0022			294		XGR	R2,R2	
00000358	4320	5007		00000007	295		IC	R2,I5	get i5 and convert
0000035C	4E20	8E74		00001074	296		CVD	R2,DECNUM	
00000360	D211	8E5E	8E48	0000105E	297		MVC	PRT3,EDIT	
00000366	DE11	8E5E	8E74	0000105E	298		ED	PRT3,DECNUM	
0000036C	D202	8E44	8E6B	00001044	299		MVC	PRTI5(3),PRT3+13	fill in message with i5 field
					301	*			
					302	*			
					303	*			
00000372	9002	8198		00000398	304		STM	R0,R2,RPTDWSAV	save regs used by MSG
00000376	4100	0040		00000040	305		LA	R0,PRTLNG	message length
0000037A	4110	8E08		00001008	306		LA	R1,PRTLNE	messagfe address
0000037E	4520	81A8		000003A8	307		BAL	R2,MSG	call Hercules console MSG display
00000382	9802	8198		00000398	308		LM	R0,R2,RPTDWSAV	restore regs
00000386	5850	8194		00000394	310		L	R5,RPTSVR5	Restore R5
0000038A	58F0	8190		00000390	311		L	R15,RPTSAVE	Restore return address
0000038E	07FF				312		BR	R15	Return to caller
00000390	00000000				314	RPTSAVE	DC	F'0'	R15 save area
00000394	00000000				315	RPTSVR5	DC	F'0'	R5 save area
00000398	00000000	00000000			317	RPTDWSAV	DC	2D'0'	R0-R2 save area for MSG call

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				358 *****
				359 * Normal completion or Abnormal termination PSWs
				360 *****
00000460	00020001 80000000			362 EOJPSW DC 0D'0',X'0002000180000000',AD(0)
00000470	B2B2 8260		00000460	364 EOJ LPSWE EOJPSW Normal completion
00000478	00020001 80000000			366 FAILPSW DC 0D'0',X'0002000180000000',AD(X'BAD')
00000488	B2B2 8278		00000478	368 FAILTEST LPSWE FAILPSW Abnormal termination
				370 *****
				371 * Working Storage
				372 *****
0000048C	00000000			374 CTLR0 DS F CR0
00000490	00000000			375 DS F
00000494				377 LTORG , Literals pool
00000494	00000002			378 =F'2'
00000498	0001A0C8			379 =A(E7TESTS)
0000049C	00000001			380 =F'1'
000004A0	0000			381 =H'0'
000004A2	005F			382 =AL2(L'MSGMSG)
				383
				384 * some constants
				385
		00000400	00000001	386 K EQU 1024 One KB
		00001000	00000001	387 PAGE EQU (4*K) Size of one page
		00010000	00000001	388 K64 EQU (64*K) 64 KB
		00100000	00000001	389 MB EQU (K*K) 1 MB
				390
		AABBCCDD	00000001	391 REG2PATT EQU X'AABBCCDD' Polluted Register pattern
		000000DD	00000001	392 REG2LOW EQU X'DD' (last byte above)

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT
					417 *****
					418 * TEST failed : message working storge
					419 *****
00001048	40212020	20202020			420 EDIT DC XL18'4021202020202020202020202020202020'
					421
0000105A	7E7E7E6E				422 DC C'==>'
0000105E	40404040	40404040			423 PRT3 DC CL18' '
00001070	4C7E7E7E				424 DC C'<==='
00001074	00000000	00000000			425 DECNUM DS CL16
					427 *****
					428 * Vector instruction results, pollution and input
					429 *****
00001084					430 DS 0F
00001084	00000000	00000000			431 DS XL16 gap
00001094	60C6A484	8785C6A4			432 V1FUDGE DC CL16' -FudgeFudgeFudge' V1 FUDGE
000010A4	00000000	00000000			433 DS XL16 gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				435 *****
				436 * E7TEST DSECT
				437 *****
				439 E7TEST DSECT ,
00000000	00000000			440 TSUB DC A(0) pointer to test
00000004	0000			441 TNUM DC H'00' Test Number
00000006	00			442 DC X'00'
00000007	00			443 I5 DC HL1'00' m5 used
				444
00000008	40404040	40404040		445 OPNAME DC CL8' ' E7 name
00000010	00000000			446 V2ADDR DC A(0) address of v2 source
00000014	00000000			447 V3ADDR DC A(0) address of v3 source
00000018	00000000			448 V4ADDR DC A(0) address of v4 source
0000001C	00000000			449 RELEN DC A(0) RESULT LENGTH
00000020	00000000			450 READDR DC A(0) result (expected) address
00000028	00000000	00000000		451 DS FD gap
00000030	00000000	00000000		452 V10OUTPUT DS XL16 V1 Output
00000040	00000000	00000000		453 DS FD gap
				454
				455 * test routine will be here (from VRI-k macro)
				456 *
				457 * followed by
				458 * EXPECTED RESULT
000010B4		00000000	0001A8D7	460 ZVE7TST CSECT ,
				461 DS 0F
				463 *****
				464 * Macros to help build test tables
				465 *****
				467 *
				468 * macro to generate individual test
				469 *
				470 MACRO
				471 VRI_K &INST,&I5
				472 . * &INST - VRI-k instruction under test
				473 . * &i5 - i5 field
				474
				475 GBLA &TNUM
				476 &TNUM SETA &TNUM+1
				477
				478 DS 0FD
				479 USING *,R5 base for test data and test routine
				480
				481 T&TNUM DC A(X&TNUM) address of test routine
				482 DC H'&TNUM' test number
				483 DC X'00'
				484 DC HL1'&I5' i5
				485 DC CL8'&INST' instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				486	DC	A(RE&TNUM+16)	address of v2 source
				487	DC	A(RE&TNUM+32)	address of v3 source
				488	DC	A(RE&TNUM+48)	address of v4 source
				489	DC	A(16)	result length
				490	REA&TNUM	DC A(RE&TNUM)	result address
				491	DS	FD	gap
				492	V10&TNUM	DS XL16	V1 output
				493	DS	FD	gap
				494	. *		
				495	*		
				496	X&TNUM	DS 0F	
				497	XGR	R1, R1	
				498	LA	R1, V1FUDGE	load v1 fudge
				499	VL	v1, 0(R1)	use v21 to test decoder
				500			
				501	LGF	R1, V2ADDR	load v2 source
				502	VL	v2, 0(R1)	use v22 to test decoder
				503			
				504	LGF	R1, V3ADDR	load v3 source
				505	VL	v3, 0(R1)	use v23 to test decoder
				506			
				507	LGF	R1, V4ADDR	load v4 source
				508	VL	v4, 0(R1)	use v24 to test decoder
				509			
				510	&INST	&I5	test instruction
				511	VST	V1, V10&TNUM	save v1 output
				512			
				513	BR	R11	return
				514			
				515	RE&TNUM	DC 0F	xl16 expected result
				516			
				517	DROP	R5	
				518	MEND		
				520	*		
				521	*	macro to generate table of pointers to individual tests	
				522	*		
				523		MACRO	
				524		PTTABLE	
				525		GBLA	&TNUM
				526		LCLA	&CUR
				527	&CUR	SETA	1
				528	. *		
				529	TTABLE	DS 0F	
				530	. LOOP	ANOP	
				531	. *		
				532		DC A(T&CUR)	
				533	. *		
				534	&CUR	SETA	&CUR+1
				535	AIF	(&CUR LE &TNUM). LOOP	
				536	*		
				537		DC A(0)	END OF TABLE
				538		DC A(0)	
				539	. *		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				543 *****	
				544 * E7 VRI-k tests	
				545 *****	
000010B8	00000000 00000000			546 PRINT DATA	
				547 DS FD	
				548 *	
				549 * E788 VEVAL - Vector Evaluate	
				550 *	
				551 * VRI-k instruction, I5	
				552 * followed by	
				553 * 16 byte expected result (V1)	
				554 * 16 byte V2 source	
				555 * 16 byte V3 source	
				556 * 16 byte V4 source	
				557 * -----	
				558 * VEVAL - Vector Evaluate	
				559 * -----	
				560 * Test boolean functions defined in PoP SA22-7832-14,	
				561 * Figure 22-3. Boolean operations, paged 22-14.	
				562 *	
				563 * Row 0	
				564 * i5 = 1 : AND(A,B,C)	
				565 VRI_K VEVAL,1	
000010C0				566+ DS 0FD	
000010C0		000010C0		567+ USING *,R5	base for test data and test routine
000010C0	00001108			568+T1 DC A(X1)	address of test routine
000010C4	0001			569+ DC H'1'	test number
000010C6	00			570+ DC X'00'	
000010C7	01			571+ DC HL1'1'	i5
000010C8	E5C5E5C1 D3404040			572+ DC CL8'VEVAL'	instruction name
000010D0	00001158			573+ DC A(RE1+16)	address of v2 source
000010D4	00001168			574+ DC A(RE1+32)	address of v3 source
000010D8	00001178			575+ DC A(RE1+48)	address of v4 source
000010DC	00000010			576+ DC A(16)	result length
000010E0	00001148			577+REA1 DC A(RE1)	result address
000010E8	00000000 00000000			578+ DS FD	gap
000010F0	00000000 00000000			579+V101 DS XL16	V1 output
000010F8	00000000 00000000				
00001100	00000000 00000000			580+ DS FD	gap
				581+*	
00001108				582+X1 DS 0F	
00001108	B982 0011			583+ XGR R1,R1	
0000110C	4110 8E94		00001094	584+ LA R1,V1FUDGE	load v1 fudge
00001110	E711 0000 0006		00000000	585+ VL v1,0(R1)	use v21 to test decoder
00001116	E310 5010 0014		00000010	586+ LGF R1,V2ADDR	load v2 source
0000111C	E721 0000 0006		00000000	587+ VL v2,0(R1)	use v22 to test decoder
00001122	E310 5014 0014		00000014	588+ LGF R1,V3ADDR	load v3 source
00001128	E731 0000 0006		00000000	589+ VL v3,0(R1)	use v23 to test decoder
0000112E	E310 5018 0014		00000018	590+ LGF R1,V4ADDR	load v4 source
00001134	E741 0000 0006		00000000	591+ VL v4,0(R1)	use v24 to test decoder
0000113A				594+ DS 0H	E788 VEVAL
0000113A	E7			595+ DC X'E7'	- Vector Evaluate
0000113B	12			596+ DC X'12'	v1, v2
0000113C	30			597+ DC X'30'	v3, reserved
0000113D	01			598+ DC HL1'1'	i5

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000113E	40			599+	DC	x'40'	v4, RXB		
0000113F	88			600+	DC	X'88'			
00001140	E710 5030 000E		000010F0	602+	VST	V1,V101	save v1 output		
00001146	07FB			603+	BR	R11	return		
00001148				604+RE1	DC	0F	xl16 expected result		
00001148				605+	DR0P	R5			
00001148	11111111 00000000			606	DC	XL16'11111111 00000000 00000000 88888888'	result		
00001150	00000000 88888888								
00001158	33333333 55555555			607	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00001160	99999999 AAAAAAAA								
00001168	11111111 22222222			608	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00001170	44444444 88888888								
00001178	FFFFFFFF EEEEEEEE			609	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00001180	DDDDDDDD BBBBBBBB								
				610					
				611	VRI_K	VEVAL,1			
00001188				612+	DS	0FD			
00001188		00001188		613+	USING	*,R5	base for test data and test routine		
00001188	000011D0			614+T2	DC	A(X2)	address of test routine		
0000118C	0002			615+	DC	H'2'	test number		
0000118E	00			616+	DC	X'00'			
0000118F	01			617+	DC	HL1'1'	i5		
00001190	E5C5E5C1 D3404040			618+	DC	CL8'VEVAL'	instruction name		
00001198	00001220			619+	DC	A(RE2+16)	address of v2 source		
0000119C	00001230			620+	DC	A(RE2+32)	address of v3 source		
000011A0	00001240			621+	DC	A(RE2+48)	address of v4 source		
000011A4	00000010			622+	DC	A(16)	result length		
000011A8	00001210			623+REA2	DC	A(RE2)	result address		
000011B0	00000000 00000000			624+	DS	FD	gap		
000011B8	00000000 00000000			625+V102	DS	XL16	V1 output		
000011C0	00000000 00000000								
000011C8	00000000 00000000			626+	DS	FD	gap		
				627+*					
000011D0				628+X2	DS	0F			
000011D0	B982 0011			629+	XGR	R1,R1			
000011D4	4110 8E94		00001094	630+	LA	R1,V1FUDGE	load v1 fudge		
000011D8	E711 0000 0006		00000000	631+	VL	v1,0(R1)	use v21 to test decoder		
000011DE	E310 5010 0014		00000010	632+	LGF	R1,V2ADDR	load v2 source		
000011E4	E721 0000 0006		00000000	633+	VL	v2,0(R1)	use v22 to test decoder		
000011EA	E310 5014 0014		00000014	634+	LGF	R1,V3ADDR	load v3 source		
000011F0	E731 0000 0006		00000000	635+	VL	v3,0(R1)	use v23 to test decoder		
000011F6	E310 5018 0014		00000018	636+	LGF	R1,V4ADDR	load v4 source		
000011FC	E741 0000 0006		00000000	637+	VL	v4,0(R1)	use v24 to test decoder		
00001202				640+	DS	0H	E788 VEVAL		
00001202	E7			641+	DC	X'E7'	- Vector Evaluate		
00001203	12			642+	DC	X'12'	v1, v2		
00001204	30			643+	DC	X'30'	v3, reserved		
00001205	01			644+	DC	HL1'1'	i5		
00001206	40			645+	DC	x'40'	v4, RXB		
00001207	88			646+	DC	X'88'			
00001208	E710 5030 000E		000011B8	648+	VST	V1,V102	save v1 output		
0000120E	07FB			649+	BR	R11	return		
00001210				650+RE2	DC	0F	xl16 expected result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000012F8	11111111	22222222		701	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00001300	44444444	88888888							
00001308	FFFFFFFF	EEEEEEEE		702	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00001310	DDDDDDDD	BBBBBBBB							
				703					
00001318				704	VRI_K	VEVAL, 6			
00001318			00001318	705+	DS	0FD			
00001318	00001360			706+	USING	*, R5	base for test data and test routine		
0000131C	0004			707+T4	DC	A(X4)	address of test routine		
0000131E	00			708+	DC	H'4'	test number		
0000131F	06			709+	DC	X'00'			
00001320	E5C5E5C1	D3404040		710+	DC	HL1'6'	i5		
00001328	000013B0			711+	DC	CL8'VEVAL'	instruction name		
0000132C	000013C0			712+	DC	A(RE4+16)	address of v2 source		
00001330	000013D0			713+	DC	A(RE4+32)	address of v3 source		
00001334	00000010			714+	DC	A(RE4+48)	address of v4 source		
00001338	000013A0			715+	DC	A(16)	result length		
00001340	00000000	00000000		716+REA4	DC	A(RE4)	result address		
00001348	00000000	00000000		717+	DS	FD	gap		
00001350	00000000	00000000		718+V104	DS	XL16	V1 output		
00001358	00000000	00000000		719+	DS	FD	gap		
				720+*					
00001360				721+X4	DS	0F			
00001360	B982 0011			722+	XGR	R1, R1			
00001364	4110 8E94		00001094	723+	LA	R1, V1FUDGE	load v1 fudge		
00001368	E711 0000 0006		00000000	724+	VL	v1, 0(R1)	use v21 to test decoder		
0000136E	E310 5010 0014		00000010	725+	LGF	R1, V2ADDR	load v2 source		
00001374	E721 0000 0006		00000000	726+	VL	v2, 0(R1)	use v22 to test decoder		
0000137A	E310 5014 0014		00000014	727+	LGF	R1, V3ADDR	load v3 source		
00001380	E731 0000 0006		00000000	728+	VL	v3, 0(R1)	use v23 to test decoder		
00001386	E310 5018 0014		00000018	729+	LGF	R1, V4ADDR	load v4 source		
0000138C	E741 0000 0006		00000000	730+	VL	v4, 0(R1)	use v24 to test decoder		
00001392				733+	DS	0H	E788 VEVAL		
00001392	E7			734+	DC	X'E7'	- Vector Evaluate		
00001393	12			735+	DC	X'12'	v1, v2		
00001394	30			736+	DC	X'30'	v3, reserved		
00001395	06			737+	DC	HL1'6'	i5		
00001396	40			738+	DC	x'40'	v4, RXB		
00001397	88			739+	DC	X'88'			
00001398	E710 5030 000E		00001348	741+	VST	V1, V104	save v1 output		
0000139E	07FB			742+	BR	R11	return		
000013A0				743+RE4	DC	0F	xl16 expected result		
000013A0				744+	DROP	R5			
000013A0	11111111	55555555		745	DC	XL16'	11111111 55555555 66666666 99999999'	result	
000013A8	66666666	99999999							
000013B0	33333333	55555555		746	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
000013B8	66666666	99999999							
000013C0	77777777	BBBBBBBB		747	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
000013C8	DDDDDDDD	EEEEEEEE							
000013D0	AAAAAAAA	CCCCCCCC		748	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
000013D8	33333333	55555555							
				749					
				750	*	i5 = 7 :	AND(A, OR(B, C))		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				751	VRI_K	VEVAL, 7			
000013E0				752+	DS	0FD			
000013E0		000013E0		753+	USING	*, R5		base for test data and test routine	
000013E0	00001428			754+T5	DC	A(X5)		address of test routine	
000013E4	0005			755+	DC	H'5'		test number	
000013E6	00			756+	DC	X'00'			
000013E7	07			757+	DC	HL1'7'		i5	
000013E8	E5C5E5C1 D3404040			758+	DC	CL8'VEVAL'		instruction name	
000013F0	00001478			759+	DC	A(RE5+16)		address of v2 source	
000013F4	00001488			760+	DC	A(RE5+32)		address of v3 source	
000013F8	00001498			761+	DC	A(RE5+48)		address of v4 source	
000013FC	00000010			762+	DC	A(16)		result length	
00001400	00001468			763+REA5	DC	A(RE5)		result address	
00001408	00000000 00000000			764+	DS	FD		gap	
00001410	00000000 00000000			765+V105	DS	XL16		V1 output	
00001418	00000000 00000000								
00001420	00000000 00000000			766+	DS	FD		gap	
				767+*					
00001428				768+X5	DS	0F			
00001428	B982 0011			769+	XGR	R1, R1			
0000142C	4110 8E94		00001094	770+	LA	R1, V1FUDGE		load v1 fudge	
00001430	E711 0000 0006		00000000	771+	VL	v1, 0(R1)		use v21 to test decoder	
00001436	E310 5010 0014		00000010	772+	LGF	R1, V2ADDR		load v2 source	
0000143C	E721 0000 0006		00000000	773+	VL	v2, 0(R1)		use v22 to test decoder	
00001442	E310 5014 0014		00000014	774+	LGF	R1, V3ADDR		load v3 source	
00001448	E731 0000 0006		00000000	775+	VL	v3, 0(R1)		use v23 to test decoder	
0000144E	E310 5018 0014		00000018	776+	LGF	R1, V4ADDR		load v4 source	
00001454	E741 0000 0006		00000000	777+	VL	v4, 0(R1)		use v24 to test decoder	
0000145A				780+	DS	0H		E788 VEVAL	
0000145A	E7			781+	DC	X'E7'		- Vector Evaluate	
0000145B	12			782+	DC	X'12'		v1, v2	
0000145C	30			783+	DC	X'30'		v3, reserved	
0000145D	07			784+	DC	HL1'7'		i5	
0000145E	40			785+	DC	x'40'		v4, RXB	
0000145F	88			786+	DC	X'88'			
00001460	E710 5030 000E		00001410	788+	VST	V1, V105		save v1 output	
00001466	07FB			789+	BR	R11		return	
00001468				790+RE5	DC	0F		xl16 expected result	
00001468				791+	DROP	R5			
00001468	33333333 44444444			792	DC	XL16'33333333 44444444 99999999 AAAAAAAA'		result	
00001470	99999999 AAAAAAAA								
00001478	33333333 55555555			793	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00001480	99999999 AAAAAAAA								
00001488	11111111 22222222			794	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00001490	44444444 88888888								
00001498	FFFFFFFF EEEEEEEE			795	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
000014A0	DDDDDDDD BBBB BBBB								
				796					
				797	VRI_K	VEVAL, 7			
000014A8				798+	DS	0FD			
000014A8		000014A8		799+	USING	*, R5		base for test data and test routine	
000014A8	000014F0			800+T6	DC	A(X6)		address of test routine	
000014AC	0006			801+	DC	H'6'		test number	
000014AE	00			802+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000014AF	07			803+	DC	HL1'7'	i5		
000014B0	E5C5E5C1 D3404040			804+	DC	CL8'VEVAL'	instruction name		
000014B8	00001540			805+	DC	A(RE6+16)	address of v2 source		
000014BC	00001550			806+	DC	A(RE6+32)	address of v3 source		
000014C0	00001560			807+	DC	A(RE6+48)	address of v4 source		
000014C4	00000010			808+	DC	A(16)	result length		
000014C8	00001530			809+REA6	DC	A(RE6)	result address		
000014D0	00000000 00000000			810+	DS	FD	gap		
000014D8	00000000 00000000			811+V106	DS	XL16	V1 output		
000014E0	00000000 00000000								
000014E8	00000000 00000000			812+	DS	FD	gap		
				813+*					
000014F0				814+X6	DS	0F			
000014F0	B982 0011			815+	XGR	R1, R1			
000014F4	4110 8E94		00001094	816+	LA	R1, V1FUDGE	load v1 fudge		
000014F8	E711 0000 0006		00000000	817+	VL	v1, 0(R1)	use v21 to test decoder		
000014FE	E310 5010 0014		00000010	818+	LGF	R1, V2ADDR	load v2 source		
00001504	E721 0000 0006		00000000	819+	VL	v2, 0(R1)	use v22 to test decoder		
0000150A	E310 5014 0014		00000014	820+	LGF	R1, V3ADDR	load v3 source		
00001510	E731 0000 0006		00000000	821+	VL	v3, 0(R1)	use v23 to test decoder		
00001516	E310 5018 0014		00000018	822+	LGF	R1, V4ADDR	load v4 source		
0000151C	E741 0000 0006		00000000	823+	VL	v4, 0(R1)	use v24 to test decoder		
00001522				826+	DS	0H	E788 VEVAL		
00001522	E7			827+	DC	X'E7'	- Vector Evaluate		
00001523	12			828+	DC	X'12'	v1, v2		
00001524	30			829+	DC	X'30'	v3, reserved		
00001525	07			830+	DC	HL1'7'	i5		
00001526	40			831+	DC	x'40'	v4, RXB		
00001527	88			832+	DC	X'88'			
00001528	E710 5030 000E		000014D8	834+	VST	V1, V106	save v1 output		
0000152E	07FB			835+	BR	R11	return		
00001530				836+RE6	DC	0F	xl16 expected result		
00001530				837+	DROP	R5			
00001530	33333333 55555555			838	DC	XL16'33333333 55555555 66666666 99999999'	result		
00001538	66666666 99999999								
00001540	33333333 55555555			839	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00001548	66666666 99999999								
00001550	77777777 BBBB BBBB			840	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00001558	DDDDDDDD EEEEEEEE								
00001560	AAAAAAAA CCCCCCCC			841	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00001568	33333333 55555555								
				842					
				843					
				844 * Row 1					
				845 * i5 = 8 :		AND(A, NOR(B, C))			
				846	VRI_K	VEVAL, 8			
00001570				847+	DS	0FD			
00001570		00001570		848+	USING	*, R5	base for test data and test routine		
00001570	000015B8			849+T7	DC	A(X7)	address of test routine		
00001574	0007			850+	DC	H'7'	test number		
00001576	00			851+	DC	X'00'			
00001577	08			852+	DC	HL1'8'	i5		
00001578	E5C5E5C1 D3404040			853+	DC	CL8'VEVAL'	instruction name		
00001580	00001608			854+	DC	A(RE7+16)	address of v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001584	00001618			855+	DC	A(RE7+32)	address of v3 source	
00001588	00001628			856+	DC	A(RE7+48)	address of v4 source	
0000158C	00000010			857+	DC	A(16)	result length	
00001590	000015F8			858+REA7	DC	A(RE7)	result address	
00001598	00000000 00000000			859+	DS	FD	gap	
000015A0	00000000 00000000			860+V107	DS	XL16	V1 output	
000015A8	00000000 00000000							
000015B0	00000000 00000000			861+	DS	FD	gap	
				862+*				
000015B8				863+X7	DS	0F		
000015B8	B982 0011			864+	XGR	R1, R1		
000015BC	4110 8E94		00001094	865+	LA	R1, V1FUDGE	load v1 fudge	
000015C0	E711 0000 0006		00000000	866+	VL	v1, 0(R1)	use v21 to test decoder	
000015C6	E310 5010 0014		00000010	867+	LGF	R1, V2ADDR	load v2 source	
000015CC	E721 0000 0006		00000000	868+	VL	v2, 0(R1)	use v22 to test decoder	
000015D2	E310 5014 0014		00000014	869+	LGF	R1, V3ADDR	load v3 source	
000015D8	E731 0000 0006		00000000	870+	VL	v3, 0(R1)	use v23 to test decoder	
000015DE	E310 5018 0014		00000018	871+	LGF	R1, V4ADDR	load v4 source	
000015E4	E741 0000 0006		00000000	872+	VL	v4, 0(R1)	use v24 to test decoder	
000015EA				875+	DS	0H	E788 VEVAL	
000015EA	E7			876+	DC	X'E7'	- Vector Evaluate	
000015EB	12			877+	DC	X'12'	v1, v2	
000015EC	30			878+	DC	X'30'	v3, reserved	
000015ED	08			879+	DC	HL1'8'	i5	
000015EE	40			880+	DC	x'40'	v4, RXB	
000015EF	88			881+	DC	X'88'		
000015F0	E710 5030 000E		000015A0	883+	VST	V1, V107	save v1 output	
000015F6	07FB			884+	BR	R11	return	
000015F8				885+RE7	DC	0F	xl16 expected result	
000015F8				886+	DROP	R5		
000015F8	00000000 11111111			887	DC	XL16'00000000 11111111 00000000 00000000'	result	
00001600	00000000 00000000							
00001608	33333333 55555555			888	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00001610	99999999 AAAAAAAA							
00001618	11111111 22222222			889	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00001620	44444444 88888888							
00001628	FFFFFFFF EEEEEEEE			890	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00001630	DDDDDDDD BBBB BBBB							
				891				
				892	VRI_K	VEVAL, 8		
00001638				893+	DS	0FD		
00001638		00001638		894+	USING	*, R5	base for test data and test routine	
00001638	00001680			895+T8	DC	A(X8)	address of test routine	
0000163C	0008			896+	DC	H'8'	test number	
0000163E	00			897+	DC	X'00'		
0000163F	08			898+	DC	HL1'8'	i5	
00001640	E5C5E5C1 D3404040			899+	DC	CL8'VEVAL'	instruction name	
00001648	000016D0			900+	DC	A(RE8+16)	address of v2 source	
0000164C	000016E0			901+	DC	A(RE8+32)	address of v3 source	
00001650	000016F0			902+	DC	A(RE8+48)	address of v4 source	
00001654	00000010			903+	DC	A(16)	result length	
00001658	000016C0			904+REA8	DC	A(RE8)	result address	
00001660	00000000 00000000			905+	DS	FD	gap	
00001668	00000000 00000000			906+V108	DS	XL16	V1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001670	00000000 00000000								
00001678	00000000 00000000			907+	DS	FD	gap		
				908+*					
00001680				909+X8	DS	0F			
00001680	B982 0011			910+	XGR	R1,R1			
00001684	4110 8E94		00001094	911+	LA	R1,V1FUDGE	load v1 fudge		
00001688	E711 0000 0006		00000000	912+	VL	v1,0(R1)	use v21 to test decoder		
0000168E	E310 5010 0014		00000010	913+	LGF	R1,V2ADDR	load v2 source		
00001694	E721 0000 0006		00000000	914+	VL	v2,0(R1)	use v22 to test decoder		
0000169A	E310 5014 0014		00000014	915+	LGF	R1,V3ADDR	load v3 source		
000016A0	E731 0000 0006		00000000	916+	VL	v3,0(R1)	use v23 to test decoder		
000016A6	E310 5018 0014		00000018	917+	LGF	R1,V4ADDR	load v4 source		
000016AC	E741 0000 0006		00000000	918+	VL	v4,0(R1)	use v24 to test decoder		
000016B2				921+	DS	0H	E788 VEVAL		
000016B2	E7			922+	DC	X'E7'	- Vector Evaluate		
000016B3	12			923+	DC	X'12'	v1, v2		
000016B4	30			924+	DC	X'30'	v3, reserved		
000016B5	08			925+	DC	HL1'8'	i5		
000016B6	40			926+	DC	x'40'	v4, RXB		
000016B7	88			927+	DC	X'88'			
000016B8	E710 5030 000E		00001668	929+	VST	V1,V108	save v1 output		
000016BE	07FB			930+	BR	R11	return		
000016C0				931+RE8	DC	0F	xl16 expected result		
000016C0				932+	DROP	R5			
000016C0	00000000 00000000			933	DC	XL16'00000000 00000000 00000000 00000000'	result		
000016C8	00000000 00000000								
000016D0	33333333 55555555			934	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000016D8	66666666 99999999								
000016E0	77777777 BBBB BBBB			935	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
000016E8	DDDD DDDD EEEEEEEE								
000016F0	AAAA AAAA CCCCCCCC			936	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
000016F8	33333333 55555555								
				937					
				938 * i5 = 9 :	AND(A,NXOR(B,C))				
				939	VRI_K	VEVAL,9			
00001700				940+	DS	0FD			
00001700		00001700		941+	USING	*,R5	base for test data and test routine		
00001700	00001748			942+T9	DC	A(X9)	address of test routine		
00001704	0009			943+	DC	H'9'	test number		
00001706	00			944+	DC	X'00'			
00001707	09			945+	DC	HL1'9'	i5		
00001708	E5C5E5C1 D3404040			946+	DC	CL8'VEVAL'	instruction name		
00001710	00001798			947+	DC	A(RE9+16)	address of v2 source		
00001714	000017A8			948+	DC	A(RE9+32)	address of v3 source		
00001718	000017B8			949+	DC	A(RE9+48)	address of v4 source		
0000171C	00000010			950+	DC	A(16)	result length		
00001720	00001788			951+REA9	DC	A(RE9)	result address		
00001728	00000000 00000000			952+	DS	FD	gap		
00001730	00000000 00000000			953+V109	DS	XL16	V1 output		
00001738	00000000 00000000								
00001740	00000000 00000000			954+	DS	FD	gap		
				955+*					
00001748				956+X9	DS	0F			
00001748	B982 0011			957+	XGR	R1,R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000174C	4110 8E94		00001094	958+	LA	R1,V1FUDGE	load v1 fudge
00001750	E711 0000 0006		00000000	959+	VL	v1,0(R1)	use v21 to test decoder
00001756	E310 5010 0014		00000010	960+	LGF	R1,V2ADDR	load v2 source
0000175C	E721 0000 0006		00000000	961+	VL	v2,0(R1)	use v22 to test decoder
00001762	E310 5014 0014		00000014	962+	LGF	R1,V3ADDR	load v3 source
00001768	E731 0000 0006		00000000	963+	VL	v3,0(R1)	use v23 to test decoder
0000176E	E310 5018 0014		00000018	964+	LGF	R1,V4ADDR	load v4 source
00001774	E741 0000 0006		00000000	965+	VL	v4,0(R1)	use v24 to test decoder
0000177A				968+	DS	0H	E788 VEVAL
0000177A	E7			969+	DC	X'E7'	- Vector Evaluate
0000177B	12			970+	DC	X'12'	v1, v2
0000177C	30			971+	DC	X'30'	v3, reserved
0000177D	09			972+	DC	HL1'9'	i5
0000177E	40			973+	DC	x'40'	v4, RXB
0000177F	88			974+	DC	X'88'	
00001780	E710 5030 000E		00001730	976+	VST	V1,V109	save v1 output
00001786	07FB			977+	BR	R11	return
00001788				978+RE9	DC	0F	xl16 expected result
00001788				979+	DROP	R5	
00001788	11111111 11111111			980	DC	XL16'11111111 11111111 00000000 88888888'	result
00001790	00000000 88888888						
00001798	33333333 55555555			981	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
000017A0	99999999 AAAAAAAA						
000017A8	11111111 22222222			982	DC	XL16'11111111 22222222 44444444 88888888'	v3
000017B0	44444444 88888888						
000017B8	FFFFFFFF EEEEEEEE			983	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
000017C0	DDDDDDDD BBBB BBBB						
000017C8				984			
000017C8				985	VRI_K	VEVAL,9	
000017C8		000017C8		986+	DS	0FD	
000017C8	00001810			987+	USING	*,R5	base for test data and test routine
000017CC	000A			988+T10	DC	A(X10)	address of test routine
000017CE	00			989+	DC	H'10'	test number
000017CF	09			990+	DC	X'00'	
000017D0	E5C5E5C1 D3404040			991+	DC	HL1'9'	i5
000017D8	00001860			992+	DC	CL8'VEVAL'	instruction name
000017DC	00001870			993+	DC	A(RE10+16)	address of v2 source
000017E0	00001880			994+	DC	A(RE10+32)	address of v3 source
000017E4	00000010			995+	DC	A(RE10+48)	address of v4 source
000017E8	00001850			996+	DC	A(16)	result length
000017F0	00000000 00000000			997+REA10	DC	A(RE10)	result address
000017F8	00000000 00000000			998+	DS	FD	gap
00001800	00000000 00000000			999+V1010	DS	XL16	V1 output
00001808	00000000 00000000						
00001810				1000+	DS	FD	gap
00001810				1001+*			
00001810	B982 0011			1002+X10	DS	0F	
00001810				1003+	XGR	R1,R1	
00001814	4110 8E94		00001094	1004+	LA	R1,V1FUDGE	load v1 fudge
00001818	E711 0000 0006		00000000	1005+	VL	v1,0(R1)	use v21 to test decoder
0000181E	E310 5010 0014		00000010	1006+	LGF	R1,V2ADDR	load v2 source
00001824	E721 0000 0006		00000000	1007+	VL	v2,0(R1)	use v22 to test decoder
0000182A	E310 5014 0014		00000014	1008+	LGF	R1,V3ADDR	load v3 source
00001830	E731 0000 0006		00000000	1009+	VL	v3,0(R1)	use v23 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001836	E310 5018 0014		00000018	1010+	LGF	R1,V4ADDR	load v4 source		
0000183C	E741 0000 0006		00000000	1011+	VL	v4,0(R1)	use v24 to test decoder		
00001842				1014+	DS	0H	E788 VEVAL		
00001842	E7			1015+	DC	X'E7'	- Vector Evaluate		
00001843	12			1016+	DC	X'12'	v1, v2		
00001844	30			1017+	DC	X'30'	v3, reserved		
00001845	09			1018+	DC	HL1'9'	i5		
00001846	40			1019+	DC	x'40'	v4, RXB		
00001847	88			1020+	DC	X'88'			
00001848	E710 5030 000E		000017F8	1022+	VST	V1,V1010	save v1 output		
0000184E	07FB			1023+	BR	R11	return		
00001850				1024+RE10	DC	0F	xl16 expected result		
00001850				1025+	DR0P	R5			
00001850	22222222 00000000			1026	DC	XL16'22222222 00000000 00000000 00000000'	result		
00001858	00000000 00000000								
00001860	33333333 55555555			1027	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00001868	66666666 99999999								
00001870	77777777 BBBB BBBB			1028	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00001878	DDDD DDDD EEEEEEEE								
00001880	AAAA AAAA CCCCCCCC			1029	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
00001888	33333333 55555555								
00001890				1030					
00001890				1031 * i5 = 14:		AND(A,NAND(B,C))			
00001890		00001890		1032	VRI_K	VEVAL,14			
00001890	000018D8			1033+	DS	0FD			
00001894	000B			1034+	USING	*,R5	base for test data and test routine		
00001896	00			1035+T11	DC	A(X11)	address of test routine		
00001897	0E			1036+	DC	H'11'	test number		
00001898	E5C5E5C1 D3404040			1037+	DC	X'00'			
000018A0	00001928			1038+	DC	HL1'14'	i5		
000018A4	00001938			1039+	DC	CL8'VEVAL'	instruction name		
000018A8	00001948			1040+	DC	A(RE11+16)	address of v2 source		
000018AC	00000010			1041+	DC	A(RE11+32)	address of v3 source		
000018B0	00001918			1042+	DC	A(RE11+48)	address of v4 source		
000018B8	00000000 00000000			1043+	DC	A(16)	result length		
000018C0	00000000 00000000			1044+REA11	DC	A(RE11)	result address		
000018C8	00000000 00000000			1045+	DS	FD	gap		
000018D0	00000000 00000000			1046+V1011	DS	XL16	V1 output		
000018D8				1047+	DS	FD	gap		
000018D8				1048+*					
000018D8	B982 0011			1049+X11	DS	0F			
000018DC	4110 8E94		00001094	1050+	XGR	R1,R1			
000018E0	E711 0000 0006		00000000	1051+	LA	R1,V1FUDGE	load v1 fudge		
000018E6	E310 5010 0014		00000010	1052+	VL	v1,0(R1)	use v21 to test decoder		
000018EC	E721 0000 0006		00000000	1053+	LGF	R1,V2ADDR	load v2 source		
000018F2	E310 5014 0014		00000014	1054+	VL	v2,0(R1)	use v22 to test decoder		
000018F8	E731 0000 0006		00000000	1055+	LGF	R1,V3ADDR	load v3 source		
000018FE	E310 5018 0014		00000018	1056+	VL	v3,0(R1)	use v23 to test decoder		
00001904	E741 0000 0006		00000000	1057+	LGF	R1,V4ADDR	load v4 source		
0000190A				1058+	VL	v4,0(R1)	use v24 to test decoder		
0000190A	E7			1061+	DS	0H	E788 VEVAL		
0000190A				1062+	DC	X'E7'	- Vector Evaluate		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000190B	12			1063+	DC	X'12'		v1, v2	
0000190C	30			1064+	DC	X'30'		v3, reserved	
0000190D	0E			1065+	DC	HL1'14'		i5	
0000190E	40			1066+	DC	x'40'		v4, RXB	
0000190F	88			1067+	DC	X'88'			
00001910	E710 5030 000E		000018C0	1069+	VST	V1,V1011		save v1 output	
00001916	07FB			1070+	BR	R11		return	
00001918				1071+RE11	DC	0F		xl16 expected result	
00001918				1072+	DR0P	R5			
00001918	22222222 55555555			1073	DC	XL16'22222222 55555555 99999999 22222222'		result	
00001920	99999999 22222222								
00001928	33333333 55555555			1074	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00001930	99999999 AAAAAAAA								
00001938	11111111 22222222			1075	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00001940	44444444 88888888								
00001948	FFFFFFFF EEEEEEEE			1076	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00001950	DDDDDDDD BBBBBBBB								
				1077					
				1078	VRI_K	VEVAL, 14			
00001958				1079+	DS	0FD			
00001958		00001958		1080+	USING	*,R5		base for test data and test routine	
00001958	000019A0			1081+T12	DC	A(X12)		address of test routine	
0000195C	000C			1082+	DC	H'12'		test number	
0000195E	00			1083+	DC	X'00'			
0000195F	0E			1084+	DC	HL1'14'		i5	
00001960	E5C5E5C1 D3404040			1085+	DC	CL8'VEVAL'		instruction name	
00001968	000019F0			1086+	DC	A(RE12+16)		address of v2 source	
0000196C	00001A00			1087+	DC	A(RE12+32)		address of v3 source	
00001970	00001A10			1088+	DC	A(RE12+48)		address of v4 source	
00001974	00000010			1089+	DC	A(16)		result length	
00001978	000019E0			1090+REA12	DC	A(RE12)		result address	
00001980	00000000 00000000			1091+	DS	FD		gap	
00001988	00000000 00000000			1092+V1012	DS	XL16		V1 output	
00001990	00000000 00000000								
00001998	00000000 00000000			1093+	DS	FD		gap	
				1094+*					
000019A0				1095+X12	DS	0F			
000019A0	B982 0011			1096+	XGR	R1,R1			
000019A4	4110 8E94		00001094	1097+	LA	R1,V1FUDGE		load v1 fudge	
000019A8	E711 0000 0006		00000000	1098+	VL	v1,0(R1)		use v21 to test decoder	
000019AE	E310 5010 0014		00000010	1099+	LGF	R1,V2ADDR		load v2 source	
000019B4	E721 0000 0006		00000000	1100+	VL	v2,0(R1)		use v22 to test decoder	
000019BA	E310 5014 0014		00000014	1101+	LGF	R1,V3ADDR		load v3 source	
000019C0	E731 0000 0006		00000000	1102+	VL	v3,0(R1)		use v23 to test decoder	
000019C6	E310 5018 0014		00000018	1103+	LGF	R1,V4ADDR		load v4 source	
000019CC	E741 0000 0006		00000000	1104+	VL	v4,0(R1)		use v24 to test decoder	
000019D2				1107+	DS	0H		E788 VEVAL	
000019D2	E7			1108+	DC	X'E7'		- Vector Evaluate	
000019D3	12			1109+	DC	X'12'		v1, v2	
000019D4	30			1110+	DC	X'30'		v3, reserved	
000019D5	0E			1111+	DC	HL1'14'		i5	
000019D6	40			1112+	DC	x'40'		v4, RXB	
000019D7	88			1113+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000019D8	E710 5030 000E		00001988	1115+	VST	V1,V1012	save v1 output		
000019DE	07FB			1116+	BR	R11	return		
000019E0				1117+RE12	DC	0F	xl16 expected result		
000019E0				1118+	DROP	R5			
000019E0	11111111 55555555			1119	DC	XL16'11111111 55555555 66666666 99999999'	result		
000019E8	66666666 99999999								
000019F0	33333333 55555555			1120	DC	XL16'33333333 55555555 66666666 99999999'	v23		
000019F8	66666666 99999999								
00001A00	77777777 BBBB BBBB			1121	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00001A08	DDDDDDDD EEEEEEEE								
00001A10	AAAAAAAA CCCCCCCC			1122	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00001A18	33333333 55555555								
				1123					
				1124					
				1125 * Row 2					
				1126 * i5 = 16:		NOR(A, NAND(B, C))			
				1127	VRI_K	VEVAL, 16			
00001A20				1128+	DS	0FD			
00001A20		00001A20		1129+	USING	*, R5	base for test data and test routine		
00001A20	00001A68			1130+T13	DC	A(X13)	address of test routine		
00001A24	000D			1131+	DC	H'13'	test number		
00001A26	00			1132+	DC	X'00'			
00001A27	10			1133+	DC	HL1'16'	i5		
00001A28	E5C5E5C1 D3404040			1134+	DC	CL8'VEVAL'	instruction name		
00001A30	00001AB8			1135+	DC	A(RE13+16)	address of v2 source		
00001A34	00001AC8			1136+	DC	A(RE13+32)	address of v3 source		
00001A38	00001AD8			1137+	DC	A(RE13+48)	address of v4 source		
00001A3C	00000010			1138+	DC	A(16)	result length		
00001A40	00001AA8			1139+REA13	DC	A(RE13)	result address		
00001A48	00000000 00000000			1140+	DS	FD	gap		
00001A50	00000000 00000000			1141+V1013	DS	XL16	V1 output		
00001A58	00000000 00000000								
00001A60	00000000 00000000			1142+	DS	FD	gap		
				1143+*					
00001A68				1144+X13	DS	0F			
00001A68	B982 0011			1145+	XGR	R1, R1			
00001A6C	4110 8E94		00001094	1146+	LA	R1, V1FUDGE	load v1 fudge		
00001A70	E711 0000 0006		00000000	1147+	VL	v1, 0(R1)	use v21 to test decoder		
00001A76	E310 5010 0014		00000010	1148+	LGF	R1, V2ADDR	load v2 source		
00001A7C	E721 0000 0006		00000000	1149+	VL	v2, 0(R1)	use v22 to test decoder		
00001A82	E310 5014 0014		00000014	1150+	LGF	R1, V3ADDR	load v3 source		
00001A88	E731 0000 0006		00000000	1151+	VL	v3, 0(R1)	use v23 to test decoder		
00001A8E	E310 5018 0014		00000018	1152+	LGF	R1, V4ADDR	load v4 source		
00001A94	E741 0000 0006		00000000	1153+	VL	v4, 0(R1)	use v24 to test decoder		
00001A9A				1156+	DS	0H	E788 VEVAL		
00001A9A	E7			1157+	DC	X'E7'	- Vector Evaluate		
00001A9B	12			1158+	DC	X'12'	v1, v2		
00001A9C	30			1159+	DC	X'30'	v3, reserved		
00001A9D	10			1160+	DC	HL1'16'	i5		
00001A9E	40			1161+	DC	x'40'	v4, RXB		
00001A9F	88			1162+	DC	X'88'			
00001AA0	E710 5030 000E		00001A50	1164+	VST	V1,V1013	save v1 output		
00001AA6	07FB			1165+	BR	R11	return		
00001AA8				1166+RE13	DC	0F	xl16 expected result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001AA8				1167+	DROP	R5			
00001AA8	00000000 22222222			1168	DC	XL16'	00000000 22222222 44444444 00000000'	result	
00001AB0	44444444 00000000								
00001AB8	33333333 55555555			1169	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00001AC0	99999999 AAAAAAAA								
00001AC8	11111111 22222222			1170	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00001AD0	44444444 88888888								
00001AD8	FFFFFFFF EEEEEEEE			1171	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00001AE0	DDDDDDDD BBBBBBBB								
				1172					
				1173	VRI_K	VEVAL, 16			
00001AE8				1174+	DS	0FD			
00001AE8		00001AE8		1175+	USING	*, R5		base for test data and test routine	
00001AE8	00001B30			1176+T14	DC	A(X14)		address of test routine	
00001AEC	000E			1177+	DC	H'14'		test number	
00001AEE	00			1178+	DC	X'00'			
00001AEF	10			1179+	DC	HL1'16'		i5	
00001AF0	E5C5E5C1 D3404040			1180+	DC	CL8'VEVAL'		instruction name	
00001AF8	00001B80			1181+	DC	A(RE14+16)		address of v2 source	
00001AFC	00001B90			1182+	DC	A(RE14+32)		address of v3 source	
00001B00	00001BA0			1183+	DC	A(RE14+48)		address of v4 source	
00001B04	00000010			1184+	DC	A(16)		result length	
00001B08	00001B70			1185+REA14	DC	A(RE14)		result address	
00001B10	00000000 00000000			1186+	DS	FD		gap	
00001B18	00000000 00000000			1187+V1014	DS	XL16		V1 output	
00001B20	00000000 00000000								
00001B28	00000000 00000000			1188+	DS	FD		gap	
				1189+*					
00001B30				1190+X14	DS	0F			
00001B30	B982 0011			1191+	XGR	R1, R1			
00001B34	4110 8E94		00001094	1192+	LA	R1, V1FUDGE		load v1 fudge	
00001B38	E711 0000 0006		00000000	1193+	VL	v1, 0(R1)		use v21 to test decoder	
00001B3E	E310 5010 0014		00000010	1194+	LGF	R1, V2ADDR		load v2 source	
00001B44	E721 0000 0006		00000000	1195+	VL	v2, 0(R1)		use v22 to test decoder	
00001B4A	E310 5014 0014		00000014	1196+	LGF	R1, V3ADDR		load v3 source	
00001B50	E731 0000 0006		00000000	1197+	VL	v3, 0(R1)		use v23 to test decoder	
00001B56	E310 5018 0014		00000018	1198+	LGF	R1, V4ADDR		load v4 source	
00001B5C	E741 0000 0006		00000000	1199+	VL	v4, 0(R1)		use v24 to test decoder	
00001B62				1202+	DS	0H		E788 VEVAL	
00001B62	E7			1203+	DC	X'E7'		- Vector Evaluate	
00001B63	12			1204+	DC	X'12'		v1, v2	
00001B64	30			1205+	DC	X'30'		v3, reserved	
00001B65	10			1206+	DC	HL1'16'		i5	
00001B66	40			1207+	DC	x'40'		v4, RXB	
00001B67	88			1208+	DC	X'88'			
00001B68	E710 5030 000E		00001B18	1210+	VST	V1, V1014		save v1 output	
00001B6E	07FB			1211+	BR	R11		return	
00001B70				1212+RE14	DC	0F		xl16 expected result	
00001B70				1213+	DROP	R5			
00001B70	00000000 88888888			1214	DC	XL16'	00000000 88888888 11111111 44444444'	result	
00001B78	11111111 44444444								
00001B80	33333333 55555555			1215	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00001B88	66666666 99999999								
00001B90	77777777 BBBBBBBB			1216	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001B98	DDDDDDDD	EEEEEEEE							
00001BA0	AAAAAAAA	CCCCCCCC		1217	DC	XL16	'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00001BA8	33333333	55555555							
				1218					
				1219	* i5 = 22:	SEL	(A,XOR(B,C),AND(B,C))		
				1220	VRI_K	VEVAL, 22			
00001BB0				1221+	DS	0FD			
00001BB0			00001BB0	1222+	USING	*,R5		base for test data and test routine	
00001BB0	00001BF8			1223+T15	DC	A(X15)		address of test routine	
00001BB4	000F			1224+	DC	H'15'		test number	
00001BB6	00			1225+	DC	X'00'			
00001BB7	16			1226+	DC	HL1'22'		i5	
00001BB8	E5C5E5C1	D3404040		1227+	DC	CL8'VEVAL'		instruction name	
00001BC0	00001C48			1228+	DC	A(RE15+16)		address of v2 source	
00001BC4	00001C58			1229+	DC	A(RE15+32)		address of v3 source	
00001BC8	00001C68			1230+	DC	A(RE15+48)		address of v4 source	
00001BCC	00000010			1231+	DC	A(16)		result length	
00001BD0	00001C38			1232+REA15	DC	A(RE15)		result address	
00001BD8	00000000	00000000		1233+	DS	FD		gap	
00001BE0	00000000	00000000		1234+V1015	DS	XL16		V1 output	
00001BE8	00000000	00000000							
00001BF0	00000000	00000000		1235+	DS	FD		gap	
				1236+*					
00001BF8				1237+X15	DS	0F			
00001BF8	B982 0011			1238+	XGR	R1,R1			
00001BFC	4110 8E94		00001094	1239+	LA	R1,V1FUDGE		load v1 fudge	
00001C00	E711 0000 0006		00000000	1240+	VL	v1,0(R1)		use v21 to test decoder	
00001C06	E310 5010 0014		00000010	1241+	LGF	R1,V2ADDR		load v2 source	
00001C0C	E721 0000 0006		00000000	1242+	VL	v2,0(R1)		use v22 to test decoder	
00001C12	E310 5014 0014		00000014	1243+	LGF	R1,V3ADDR		load v3 source	
00001C18	E731 0000 0006		00000000	1244+	VL	v3,0(R1)		use v23 to test decoder	
00001C1E	E310 5018 0014		00000018	1245+	LGF	R1,V4ADDR		load v4 source	
00001C24	E741 0000 0006		00000000	1246+	VL	v4,0(R1)		use v24 to test decoder	
00001C2A				1249+	DS	0H		E788 VEVAL	
00001C2A	E7			1250+	DC	X'E7'		- Vector Evaluate	
00001C2B	12			1251+	DC	X'12'		v1, v2	
00001C2C	30			1252+	DC	X'30'		v3, reserved	
00001C2D	16			1253+	DC	HL1'22'		i5	
00001C2E	40			1254+	DC	x'40'		v4, RXB	
00001C2F	88			1255+	DC	X'88'			
00001C30	E710 5030 000E		00001BE0	1257+	VST	V1,V1015		save v1 output	
00001C36	07FB			1258+	BR	R11		return	
00001C38				1259+RE15	DC	0F		xl16 expected result	
00001C38				1260+	DROP	R5			
00001C38	22222222	66666666		1261	DC	XL16	'22222222 66666666 DDDDDDDD 22222222'	result	
00001C40	DDDDDDDD	22222222							
00001C48	33333333	55555555		1262	DC	XL16	'33333333 55555555 99999999 AAAAAAAA'	v2	
00001C50	99999999	AAAAAAAA							
00001C58	11111111	22222222		1263	DC	XL16	'11111111 22222222 44444444 88888888'	v3	
00001C60	44444444	88888888							
00001C68	FFFFFFFF	EEEEEEEE		1264	DC	XL16	'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00001C70	DDDDDDDD	BBBBBBBB							
				1265					
				1266	VRI_K	VEVAL, 22			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001C78				1267+	DS	0FD			
00001C78		00001C78		1268+	USING	*,R5		base for test data and test routine	
00001C78	00001CC0			1269+T16	DC	A(X16)		address of test routine	
00001C7C	0010			1270+	DC	H'16'		test number	
00001C7E	00			1271+	DC	X'00'			
00001C7F	16			1272+	DC	HL1'22'		i5	
00001C80	E5C5E5C1 D3404040			1273+	DC	CL8'VEVAL'		instruction name	
00001C88	00001D10			1274+	DC	A(RE16+16)		address of v2 source	
00001C8C	00001D20			1275+	DC	A(RE16+32)		address of v3 source	
00001C90	00001D30			1276+	DC	A(RE16+48)		address of v4 source	
00001C94	00000010			1277+	DC	A(16)		result length	
00001C98	00001D00			1278+REA16	DC	A(RE16)		result address	
00001CA0	00000000 00000000			1279+	DS	FD		gap	
00001CA8	00000000 00000000			1280+V1016	DS	XL16		V1 output	
00001CB0	00000000 00000000								
00001CB8	00000000 00000000			1281+	DS	FD		gap	
				1282+*					
00001CC0				1283+X16	DS	0F			
00001CC0	B982 0011			1284+	XGR	R1,R1			
00001CC4	4110 8E94		00001094	1285+	LA	R1,V1FUDGE		load v1 fudge	
00001CC8	E711 0000 0006		00000000	1286+	VL	v1,0(R1)		use v21 to test decoder	
00001CCE	E310 5010 0014		00000010	1287+	LGF	R1,V2ADDR		load v2 source	
00001CD4	E721 0000 0006		00000000	1288+	VL	v2,0(R1)		use v22 to test decoder	
00001CDA	E310 5014 0014		00000014	1289+	LGF	R1,V3ADDR		load v3 source	
00001CE0	E731 0000 0006		00000000	1290+	VL	v3,0(R1)		use v23 to test decoder	
00001CE6	E310 5018 0014		00000018	1291+	LGF	R1,V4ADDR		load v4 source	
00001CEC	E741 0000 0006		00000000	1292+	VL	v4,0(R1)		use v24 to test decoder	
00001CF2				1295+	DS	0H		E788 VEVAL	
00001CF2	E7			1296+	DC	X'E7'		- Vector Evaluate	
00001CF3	12			1297+	DC	X'12'		v1, v2	
00001CF4	30			1298+	DC	X'30'		v3, reserved	
00001CF5	16			1299+	DC	HL1'22'		i5	
00001CF6	40			1300+	DC	x'40'		v4, RXB	
00001CF7	88			1301+	DC	X'88'			
00001CF8	E710 5030 000E		00001CA8	1303+	VST	V1,V1016		save v1 output	
00001CFE	07FB			1304+	BR	R11		return	
00001D00				1305+RE16	DC	0F		xl16 expected result	
00001D00				1306+	DROP	R5			
00001D00	11111111 DDDDDDDD			1307	DC	XL16'11111111 DDDDDDDD 77777777 DDDDDDDD'		result	
00001D08	77777777 DDDDDDDD								
00001D10	33333333 55555555			1308	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00001D18	66666666 99999999								
00001D20	77777777 BBBB BBBB			1309	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00001D28	DDDDDDDD EEEEEEEE								
00001D30	AAAAAAAA CCCCCCCC			1310	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00001D38	33333333 55555555								
				1311					
				1312 * i5 = 23:		MAJOR(A,B,C)			
				1313	VRI_K	VEVAL,23			
00001D40				1314+	DS	0FD			
00001D40		00001D40		1315+	USING	*,R5		base for test data and test routine	
00001D40	00001D88			1316+T17	DC	A(X17)		address of test routine	
00001D44	0011			1317+	DC	H'17'		test number	
00001D46	00			1318+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001D47	17			1319+	DC	HL1'23'	i5
00001D48	E5C5E5C1 D3404040			1320+	DC	CL8'VEVAL'	instruction name
00001D50	00001DD8			1321+	DC	A(RE17+16)	address of v2 source
00001D54	00001DE8			1322+	DC	A(RE17+32)	address of v3 source
00001D58	00001DF8			1323+	DC	A(RE17+48)	address of v4 source
00001D5C	00000010			1324+	DC	A(16)	result length
00001D60	00001DC8			1325+REA17	DC	A(RE17)	result address
00001D68	00000000 00000000			1326+	DS	FD	gap
00001D70	00000000 00000000			1327+V1017	DS	XL16	V1 output
00001D78	00000000 00000000						
00001D80	00000000 00000000			1328+	DS	FD	gap
				1329+*			
00001D88				1330+X17	DS	0F	
00001D88	B982 0011			1331+	XGR	R1, R1	
00001D8C	4110 8E94		00001094	1332+	LA	R1, V1FUDGE	load v1 fudge
00001D90	E711 0000 0006		00000000	1333+	VL	v1, 0(R1)	use v21 to test decoder
00001D96	E310 5010 0014		00000010	1334+	LGF	R1, V2ADDR	load v2 source
00001D9C	E721 0000 0006		00000000	1335+	VL	v2, 0(R1)	use v22 to test decoder
00001DA2	E310 5014 0014		00000014	1336+	LGF	R1, V3ADDR	load v3 source
00001DA8	E731 0000 0006		00000000	1337+	VL	v3, 0(R1)	use v23 to test decoder
00001DAE	E310 5018 0014		00000018	1338+	LGF	R1, V4ADDR	load v4 source
00001DB4	E741 0000 0006		00000000	1339+	VL	v4, 0(R1)	use v24 to test decoder
00001DBA				1342+	DS	0H	E788 VEVAL
00001DBA	E7			1343+	DC	X'E7'	- Vector Evaluate
00001DBB	12			1344+	DC	X'12'	v1, v2
00001DBC	30			1345+	DC	X'30'	v3, reserved
00001DBD	17			1346+	DC	HL1'23'	i5
00001DBE	40			1347+	DC	x'40'	v4, RXB
00001DBF	88			1348+	DC	X'88'	
00001DC0	E710 5030 000E		00001D70	1350+	VST	V1, V1017	save v1 output
00001DC6	07FB			1351+	BR	R11	return
00001DC8				1352+RE17	DC	0F	xl16 expected result
00001DC8				1353+	DR0P	R5	
00001DC8	33333333 66666666			1354	DC	XL16'33333333 66666666 DDDDDDDD AAAAAAAA'	result
00001DD0	DDDDDDDD AAAAAAAA						
00001DD8	33333333 55555555			1355	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00001DE0	99999999 AAAAAAAA						
00001DE8	11111111 22222222			1356	DC	XL16'11111111 22222222 44444444 88888888'	v3
00001DF0	44444444 88888888						
00001DF8	FFFFFFFF EEEEEEEE			1357	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00001E00	DDDDDDDD BBBB BBBB						
				1358			
				1359	VRI_K	VEVAL, 23	
00001E08				1360+	DS	0FD	
00001E08		00001E08		1361+	USING	*, R5	base for test data and test routine
00001E08	00001E50			1362+T18	DC	A(X18)	address of test routine
00001E0C	0012			1363+	DC	H'18'	test number
00001E0E	00			1364+	DC	X'00'	
00001E0F	17			1365+	DC	HL1'23'	i5
00001E10	E5C5E5C1 D3404040			1366+	DC	CL8'VEVAL'	instruction name
00001E18	00001EA0			1367+	DC	A(RE18+16)	address of v2 source
00001E1C	00001EB0			1368+	DC	A(RE18+32)	address of v3 source
00001E20	00001EC0			1369+	DC	A(RE18+48)	address of v4 source
00001E24	00000010			1370+	DC	A(16)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001E28	00001E90			1371+REA18	DC	A(RE18)	result address	
00001E30	00000000 00000000			1372+	DS	FD	gap	
00001E38	00000000 00000000			1373+V1018	DS	XL16	V1 output	
00001E40	00000000 00000000							
00001E48	00000000 00000000			1374+	DS	FD	gap	
				1375+*				
00001E50				1376+X18	DS	0F		
00001E50	B982 0011			1377+	XGR	R1, R1		
00001E54	4110 8E94		00001094	1378+	LA	R1, V1FUDGE	load v1 fudge	
00001E58	E711 0000 0006		00000000	1379+	VL	v1, 0(R1)	use v21 to test decoder	
00001E5E	E310 5010 0014		00000010	1380+	LGF	R1, V2ADDR	load v2 source	
00001E64	E721 0000 0006		00000000	1381+	VL	v2, 0(R1)	use v22 to test decoder	
00001E6A	E310 5014 0014		00000014	1382+	LGF	R1, V3ADDR	load v3 source	
00001E70	E731 0000 0006		00000000	1383+	VL	v3, 0(R1)	use v23 to test decoder	
00001E76	E310 5018 0014		00000018	1384+	LGF	R1, V4ADDR	load v4 source	
00001E7C	E741 0000 0006		00000000	1385+	VL	v4, 0(R1)	use v24 to test decoder	
00001E82				1388+	DS	0H	E788 VEVAL	
00001E82	E7			1389+	DC	X'E7'	- Vector Evaluate	
00001E83	12			1390+	DC	X'12'	v1, v2	
00001E84	30			1391+	DC	X'30'	v3, reserved	
00001E85	17			1392+	DC	HL1'23'	i5	
00001E86	40			1393+	DC	x'40'	v4, RXB	
00001E87	88			1394+	DC	X'88'		
00001E88	E710 5030 000E		00001E38	1396+	VST	V1, V1018	save v1 output	
00001E8E	07FB			1397+	BR	R11	return	
00001E90				1398+RE18	DC	0F	xl16 expected result	
00001E90				1399+	DROP	R5		
00001E90	33333333 DDDDDDDD			1400	DC	XL16'33333333 DDDDDDDD 77777777 DDDDDDDD'	result	
00001E98	77777777 DDDDDDDD							
00001EA0	33333333 55555555			1401	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00001EA8	66666666 99999999							
00001EB0	77777777 BBBB BBBB			1402	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00001EB8	DDDDDDDD EEEEEEEE							
00001EC0	AAAAAAAA CCCCCCCC			1403	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00001EC8	33333333 55555555							
				1404				
				1405				
				1406 * Row 3				
				1407 * i5 = 24:		SEL(A, NOR(B, C), AND(B, C))		
				1408	VRI_K	VEVAL, 24		
00001ED0				1409+	DS	0FD		
00001ED0		00001ED0		1410+	USING	*, R5	base for test data and test routine	
00001ED0	00001F18			1411+T19	DC	A(X19)	address of test routine	
00001ED4	0013			1412+	DC	H'19'	test number	
00001ED6	00			1413+	DC	X'00'		
00001ED7	18			1414+	DC	HL1'24'	i5	
00001ED8	E5C5E5C1 D3404040			1415+	DC	CL8'VEVAL'	instruction name	
00001EE0	00001F68			1416+	DC	A(RE19+16)	address of v2 source	
00001EE4	00001F78			1417+	DC	A(RE19+32)	address of v3 source	
00001EE8	00001F88			1418+	DC	A(RE19+48)	address of v4 source	
00001EEC	00000010			1419+	DC	A(16)	result length	
00001EF0	00001F58			1420+REA19	DC	A(RE19)	result address	
00001EF8	00000000 00000000			1421+	DS	FD	gap	
00001F00	00000000 00000000			1422+V1019	DS	XL16	V1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001F08	00000000 00000000								
00001F10	00000000 00000000			1423+	DS	FD	gap		
				1424+*					
00001F18				1425+X19	DS	0F			
00001F18	B982 0011			1426+	XGR	R1,R1			
00001F1C	4110 8E94		00001094	1427+	LA	R1,V1FUDGE	load v1 fudge		
00001F20	E711 0000 0006		00000000	1428+	VL	v1,0(R1)	use v21 to test decoder		
00001F26	E310 5010 0014		00000010	1429+	LGF	R1,V2ADDR	load v2 source		
00001F2C	E721 0000 0006		00000000	1430+	VL	v2,0(R1)	use v22 to test decoder		
00001F32	E310 5014 0014		00000014	1431+	LGF	R1,V3ADDR	load v3 source		
00001F38	E731 0000 0006		00000000	1432+	VL	v3,0(R1)	use v23 to test decoder		
00001F3E	E310 5018 0014		00000018	1433+	LGF	R1,V4ADDR	load v4 source		
00001F44	E741 0000 0006		00000000	1434+	VL	v4,0(R1)	use v24 to test decoder		
00001F4A				1437+	DS	0H	E788 VEVAL		
00001F4A	E7			1438+	DC	X'E7'	- Vector Evaluate		
00001F4B	12			1439+	DC	X'12'	v1, v2		
00001F4C	30			1440+	DC	X'30'	v3, reserved		
00001F4D	18			1441+	DC	HL1'24'	i5		
00001F4E	40			1442+	DC	x'40'	v4, RXB		
00001F4F	88			1443+	DC	X'88'			
00001F50	E710 5030 000E		00001F00	1445+	VST	V1,V1019	save v1 output		
00001F56	07FB			1446+	BR	R11	return		
00001F58				1447+RE19	DC	0F	xl16 expected result		
00001F58				1448+	DROP	R5			
00001F58	00000000 33333333			1449	DC	XL16'00000000 33333333 44444444 00000000'	result		
00001F60	44444444 00000000								
00001F68	33333333 55555555			1450	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00001F70	99999999 AAAAAAAA								
00001F78	11111111 22222222			1451	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00001F80	44444444 88888888								
00001F88	FFFFFFFF EEEEEEEE			1452	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00001F90	DDDDDDDD BBBB BBBB								
				1453					
00001F98				1454	VRI_K	VEVAL, 24			
00001F98		00001F98		1455+	DS	0FD			
00001F98	00001FE0			1456+	USING	*,R5	base for test data and test routine		
00001F9C	0014			1457+T20	DC	A(X20)	address of test routine		
00001F9E	00			1458+	DC	H'20'	test number		
00001F9F	18			1459+	DC	X'00'			
00001FA0	E5C5E5C1 D3404040			1460+	DC	HL1'24'	i5		
00001FA8	00002030			1461+	DC	CL8'VEVAL'	instruction name		
00001FAC	00002040			1462+	DC	A(RE20+16)	address of v2 source		
00001FB0	00002050			1463+	DC	A(RE20+32)	address of v3 source		
00001FB4	00000010			1464+	DC	A(RE20+48)	address of v4 source		
00001FB8	00002020			1465+	DC	A(16)	result length		
00001FC0	00000000 00000000			1466+REA20	DC	A(RE20)	result address		
00001FC8	00000000 00000000			1467+	DS	FD	gap		
00001FD0	00000000 00000000			1468+V1020	DS	XL16	V1 output		
00001FD8	00000000 00000000								
				1469+	DS	FD	gap		
				1470+*					
00001FE0				1471+X20	DS	0F			
00001FE0	B982 0011			1472+	XGR	R1,R1			
00001FE4	4110 8E94		00001094	1473+	LA	R1,V1FUDGE	load v1 fudge		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001FE8	E711 0000 0006		00000000	1474+	VL	v1,0(R1)	use v21 to test decoder	
00001FEE	E310 5010 0014		00000010	1475+	LGF	R1,V2ADDR	load v2 source	
00001FF4	E721 0000 0006		00000000	1476+	VL	v2,0(R1)	use v22 to test decoder	
00001FFA	E310 5014 0014		00000014	1477+	LGF	R1,V3ADDR	load v3 source	
00002000	E731 0000 0006		00000000	1478+	VL	v3,0(R1)	use v23 to test decoder	
00002006	E310 5018 0014		00000018	1479+	LGF	R1,V4ADDR	load v4 source	
0000200C	E741 0000 0006		00000000	1480+	VL	v4,0(R1)	use v24 to test decoder	
00002012				1483+	DS	0H	E788 VEVAL	
00002012	E7			1484+	DC	X'E7'	- Vector Evaluate	
00002013	12			1485+	DC	X'12'	v1, v2	
00002014	30			1486+	DC	X'30'	v3, reserved	
00002015	18			1487+	DC	HL1'24'	i5	
00002016	40			1488+	DC	x'40'	v4, RXB	
00002017	88			1489+	DC	X'88'		
00002018	E710 5030 000E		00001FC8	1491+	VST	V1,V1020	save v1 output	
0000201E	07FB			1492+	BR	R11	return	
00002020				1493+RE20	DC	0F	xl16 expected result	
00002020				1494+	DROP	R5		
00002020	00000000 88888888			1495	DC	XL16'00000000 88888888 11111111 44444444'	result	
00002028	11111111 44444444							
00002030	33333333 55555555			1496	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00002038	66666666 99999999							
00002040	77777777 BBBB BBBB			1497	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00002048	DDDD DDDD EEEEEEEE							
00002050	AAAA AAAA CCCCCCCC			1498	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4	
00002058	33333333 55555555							
				1499				
				1500 * i5 = 25:		SEL(A,NXOR(B,C),AND(B,C))		
				1501	VRI_K	VEVAL,25		
00002060				1502+	DS	0FD		
00002060		00002060		1503+	USING	*,R5	base for test data and test routine	
00002060	000020A8			1504+T21	DC	A(X21)	address of test routine	
00002064	0015			1505+	DC	H'21'	test number	
00002066	00			1506+	DC	X'00'		
00002067	19			1507+	DC	HL1'25'	i5	
00002068	E5C5E5C1 D3404040			1508+	DC	CL8'VEVAL'	instruction name	
00002070	000020F8			1509+	DC	A(RE21+16)	address of v2 source	
00002074	00002108			1510+	DC	A(RE21+32)	address of v3 source	
00002078	00002118			1511+	DC	A(RE21+48)	address of v4 source	
0000207C	00000010			1512+	DC	A(16)	result length	
00002080	000020E8			1513+REA21	DC	A(RE21)	result address	
00002088	00000000 00000000			1514+	DS	FD	gap	
00002090	00000000 00000000			1515+V1021	DS	XL16	V1 output	
00002098	00000000 00000000							
000020A0	00000000 00000000			1516+	DS	FD	gap	
				1517+*				
000020A8				1518+X21	DS	0F		
000020A8	B982 0011			1519+	XGR	R1,R1		
000020AC	4110 8E94		00001094	1520+	LA	R1,V1FUDGE	load v1 fudge	
000020B0	E711 0000 0006		00000000	1521+	VL	v1,0(R1)	use v21 to test decoder	
000020B6	E310 5010 0014		00000010	1522+	LGF	R1,V2ADDR	load v2 source	
000020BC	E721 0000 0006		00000000	1523+	VL	v2,0(R1)	use v22 to test decoder	
000020C2	E310 5014 0014		00000014	1524+	LGF	R1,V3ADDR	load v3 source	
000020C8	E731 0000 0006		00000000	1525+	VL	v3,0(R1)	use v23 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000020CE	E310 5018 0014		00000018	1526+	LGF	R1,V4ADDR	load v4 source	
000020D4	E741 0000 0006		00000000	1527+	VL	v4,0(R1)	use v24 to test decoder	
000020DA				1530+	DS	0H	E788 VEVAL	
000020DA	E7			1531+	DC	X'E7'	- Vector Evaluate	
000020DB	12			1532+	DC	X'12'	v1, v2	
000020DC	30			1533+	DC	X'30'	v3, reserved	
000020DD	19			1534+	DC	HL1'25'	i5	
000020DE	40			1535+	DC	x'40'	v4, RXB	
000020DF	88			1536+	DC	X'88'		
000020E0	E710 5030 000E		00002090	1538+	VST	V1,V1021	save v1 output	
000020E6	07FB			1539+	BR	R11	return	
000020E8				1540+RE21	DC	0F	xl16 expected result	
000020E8				1541+	DR0P	R5		
000020E8	11111111 33333333			1542	DC	XL16'11111111 33333333 44444444 88888888'	result	
000020F0	44444444 88888888							
000020F8	33333333 55555555			1543	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00002100	99999999 AAAAAAAA							
00002108	11111111 22222222			1544	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00002110	44444444 88888888							
00002118	FFFFFFFF EEEEEEEE			1545	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00002120	DDDDDDDD BBBB BBBB							
00002128				1546				
00002128				1547	VRI_K	VEVAL, 25		
00002128		00002128		1548+	DS	0FD		
00002128	00002170			1549+	USING	*,R5	base for test data and test routine	
0000212C	0016			1550+T22	DC	A(X22)	address of test routine	
0000212E	00			1551+	DC	H'22'	test number	
0000212F	19			1552+	DC	X'00'		
00002130	E5C5E5C1 D3404040			1553+	DC	HL1'25'	i5	
00002138	000021C0			1554+	DC	CL8'VEVAL'	instruction name	
0000213C	000021D0			1555+	DC	A(RE22+16)	address of v2 source	
00002140	000021E0			1556+	DC	A(RE22+32)	address of v3 source	
00002144	00000010			1557+	DC	A(RE22+48)	address of v4 source	
00002148	000021B0			1558+	DC	A(16)	result length	
00002150	00000000 00000000			1559+REA22	DC	A(RE22)	result address	
00002158	00000000 00000000			1560+	DS	FD	gap	
00002160	00000000 00000000			1561+V1022	DS	XL16	V1 output	
00002168	00000000 00000000							
00002170				1562+	DS	FD	gap	
00002170				1563+*				
00002170	B982 0011			1564+X22	DS	0F		
00002174	4110 8E94		00001094	1565+	XGR	R1,R1		
00002178	E711 0000 0006		00000000	1566+	LA	R1,V1FUDGE	load v1 fudge	
0000217E	E310 5010 0014		00000010	1567+	VL	v1,0(R1)	use v21 to test decoder	
00002184	E721 0000 0006		00000000	1568+	LGF	R1,V2ADDR	load v2 source	
0000218A	E310 5014 0014		00000014	1569+	VL	v2,0(R1)	use v22 to test decoder	
00002190	E731 0000 0006		00000000	1570+	LGF	R1,V3ADDR	load v3 source	
00002196	E310 5018 0014		00000000	1571+	VL	v3,0(R1)	use v23 to test decoder	
0000219C	E741 0000 0006		00000018	1572+	LGF	R1,V4ADDR	load v4 source	
000021A2				1573+	VL	v4,0(R1)	use v24 to test decoder	
000021A2	E7			1576+	DS	0H	E788 VEVAL	
000021A3	12			1577+	DC	X'E7'	- Vector Evaluate	
				1578+	DC	X'12'	v1, v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000021A4	30			1579+	DC	X'30'		v3, reserved	
000021A5	19			1580+	DC	HL1'25'		i5	
000021A6	40			1581+	DC	x'40'		v4, RXB	
000021A7	88			1582+	DC	X'88'			
000021A8	E710 5030 000E		00002158	1584+	VST	V1,V1022		save v1 output	
000021AE	07FB			1585+	BR	R11		return	
000021B0				1586+RE22	DC	0F		xl16 expected result	
000021B0				1587+	DROP	R5			
000021B0	22222222 88888888			1588	DC	XL16'22222222 88888888 11111111 44444444'		result	
000021B8	11111111 44444444								
000021C0	33333333 55555555			1589	DC	XL16'33333333 55555555 66666666 99999999'		v2	
000021C8	66666666 99999999								
000021D0	77777777 BBBB BBBB			1590	DC	XL16'77777777 BBBB BBBB DDDDDDDDD EEEEEEEEE'		v3	
000021D8	DDDDDDDD EEEEEEEE								
000021E0	AAAAAAAA CCCCCCCC			1591	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
000021E8	33333333 55555555								
				1592					
				1593 * i5 = 28:		SEL(A,NOT(B),AND(B,C))			
				1594	VRI_K	VEVAL,28			
000021F0				1595+	DS	0FD			
000021F0		000021F0		1596+	USING	*,R5		base for test data and test routine	
000021F0	00002238			1597+T23	DC	A(X23)		address of test routine	
000021F4	0017			1598+	DC	H'23'		test number	
000021F6	00			1599+	DC	X'00'			
000021F7	1C			1600+	DC	HL1'28'		i5	
000021F8	E5C5E5C1 D3404040			1601+	DC	CL8'VEVAL'		instruction name	
00002200	00002288			1602+	DC	A(RE23+16)		address of v2 source	
00002204	00002298			1603+	DC	A(RE23+32)		address of v3 source	
00002208	000022A8			1604+	DC	A(RE23+48)		address of v4 source	
0000220C	00000010			1605+	DC	A(16)		result length	
00002210	00002278			1606+REA23	DC	A(RE23)		result address	
00002218	00000000 00000000			1607+	DS	FD		gap	
00002220	00000000 00000000			1608+V1023	DS	XL16		V1 output	
00002228	00000000 00000000								
00002230	00000000 00000000			1609+	DS	FD		gap	
				1610+*					
00002238				1611+X23	DS	0F			
00002238	B982 0011			1612+	XGR	R1,R1			
0000223C	4110 8E94		00001094	1613+	LA	R1,V1FUDGE		load v1 fudge	
00002240	E711 0000 0006		00000000	1614+	VL	v1,0(R1)		use v21 to test decoder	
00002246	E310 5010 0014		00000010	1615+	LGF	R1,V2ADDR		load v2 source	
0000224C	E721 0000 0006		00000000	1616+	VL	v2,0(R1)		use v22 to test decoder	
00002252	E310 5014 0014		00000014	1617+	LGF	R1,V3ADDR		load v3 source	
00002258	E731 0000 0006		00000000	1618+	VL	v3,0(R1)		use v23 to test decoder	
0000225E	E310 5018 0014		00000018	1619+	LGF	R1,V4ADDR		load v4 source	
00002264	E741 0000 0006		00000000	1620+	VL	v4,0(R1)		use v24 to test decoder	
0000226A				1623+	DS	0H		E788 VEVAL	
0000226A	E7			1624+	DC	X'E7'		- Vector Evaluate	
0000226B	12			1625+	DC	X'12'		v1, v2	
0000226C	30			1626+	DC	X'30'		v3, reserved	
0000226D	1C			1627+	DC	HL1'28'		i5	
0000226E	40			1628+	DC	x'40'		v4, RXB	
0000226F	88			1629+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002270	E710 A020 000E		00002220	1631+	VST	V1,V1023	save v1 output		
00002276	07FB			1632+	BR	R11	return		
00002278				1633+RE23	DC	0F	xl16 expected result		
00002278				1634+	DROP	R5			
00002278	22222222 77777777			1635	DC	XL16'22222222 77777777 DDDDDDDD 22222222'	result		
00002280	DDDDDDDD 22222222								
00002288	33333333 55555555			1636	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00002290	99999999 AAAAAAAA								
00002298	11111111 22222222			1637	DC	XL16'11111111 22222222 44444444 88888888'	v3		
000022A0	44444444 88888888								
000022A8	FFFFFFFF EEEEEEEE			1638	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
000022B0	DDDDDDDD BBBBBBBB								
				1639					
				1640	VRI_K	VEVAL, 28			
000022B8				1641+	DS	0FD			
000022B8		000022B8		1642+	USING	*,R5	base for test data and test routine		
000022B8	00002300			1643+T24	DC	A(X24)	address of test routine		
000022BC	0018			1644+	DC	H'24'	test number		
000022BE	00			1645+	DC	X'00'			
000022BF	1C			1646+	DC	HL1'28'	i5		
000022C0	E5C5E5C1 D3404040			1647+	DC	CL8'VEVAL'	instruction name		
000022C8	00002350			1648+	DC	A(RE24+16)	address of v2 source		
000022CC	00002360			1649+	DC	A(RE24+32)	address of v3 source		
000022D0	00002370			1650+	DC	A(RE24+48)	address of v4 source		
000022D4	00000010			1651+	DC	A(16)	result length		
000022D8	00002340			1652+REA24	DC	A(RE24)	result address		
000022E0	00000000 00000000			1653+	DS	FD	gap		
000022E8	00000000 00000000			1654+V1024	DS	XL16	V1 output		
000022F0	00000000 00000000								
000022F8	00000000 00000000			1655+	DS	FD	gap		
				1656+*					
00002300				1657+X24	DS	0F			
00002300	B982 0011			1658+	XGR	R1,R1			
00002304	4110 8E94		00001094	1659+	LA	R1,V1FUDGE	load v1 fudge		
00002308	E711 0000 0006		00000000	1660+	VL	v1,0(R1)	use v21 to test decoder		
0000230E	E310 5010 0014		00000010	1661+	LGF	R1,V2ADDR	load v2 source		
00002314	E721 0000 0006		00000000	1662+	VL	v2,0(R1)	use v22 to test decoder		
0000231A	E310 5014 0014		00000014	1663+	LGF	R1,V3ADDR	load v3 source		
00002320	E731 0000 0006		00000000	1664+	VL	v3,0(R1)	use v23 to test decoder		
00002326	E310 5018 0014		00000018	1665+	LGF	R1,V4ADDR	load v4 source		
0000232C	E741 0000 0006		00000000	1666+	VL	v4,0(R1)	use v24 to test decoder		
00002332				1669+	DS	0H	E788 VEVAL		
00002332	E7			1670+	DC	X'E7'	- Vector Evaluate		
00002333	12			1671+	DC	X'12'	v1, v2		
00002334	30			1672+	DC	X'30'	v3, reserved		
00002335	1C			1673+	DC	HL1'28'	i5		
00002336	40			1674+	DC	x'40'	v4, RXB		
00002337	88			1675+	DC	X'88'			
00002338	E710 5030 000E		000022E8	1677+	VST	V1,V1024	save v1 output		
0000233E	07FB			1678+	BR	R11	return		
00002340				1679+RE24	DC	0F	xl16 expected result		
00002340				1680+	DROP	R5			
00002340	00000000 CCCCCCCC			1681	DC	XL16'00000000 CCCCCCCC 33333333 55555555'	result		
00002348	33333333 55555555								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002350	33333333	55555555		1682	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00002358	66666666	99999999							
00002360	77777777	BBBBBBBB		1683	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00002368	DDDDDDDD	EEEEEEEE							
00002370	AAAAAAAA	CCCCCCCC		1684	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00002378	33333333	55555555							
				1685					
				1686	*	i5 = 30:	XOR(A,AND(B,C))		
				1687	VRI_K	VEVAL, 30			
00002380				1688+	DS	0FD			
00002380			00002380	1689+	USING	*, R5	base for test data and test routine		
00002380	000023C8			1690+T25	DC	A(X25)	address of test routine		
00002384	0019			1691+	DC	H'25'	test number		
00002386	00			1692+	DC	X'00'			
00002387	1E			1693+	DC	HL1'30'	i5		
00002388	E5C5E5C1	D3404040		1694+	DC	CL8'VEVAL'	instruction name		
00002390	00002418			1695+	DC	A(RE25+16)	address of v2 source		
00002394	00002428			1696+	DC	A(RE25+32)	address of v3 source		
00002398	00002438			1697+	DC	A(RE25+48)	address of v4 source		
0000239C	00000010			1698+	DC	A(16)	result length		
000023A0	00002408			1699+REA25	DC	A(RE25)	result address		
000023A8	00000000	00000000		1700+	DS	FD	gap		
000023B0	00000000	00000000		1701+V1025	DS	XL16	V1 output		
000023B8	00000000	00000000							
000023C0	00000000	00000000		1702+	DS	FD	gap		
				1703+*					
000023C8				1704+X25	DS	0F			
000023C8	B982 0011			1705+	XGR	R1, R1			
000023CC	4110 8E94		00001094	1706+	LA	R1, V1FUDGE	load v1 fudge		
000023D0	E711 0000 0006		00000000	1707+	VL	v1, 0(R1)	use v21 to test decoder		
000023D6	E310 5010 0014		00000010	1708+	LGF	R1, V2ADDR	load v2 source		
000023DC	E721 0000 0006		00000000	1709+	VL	v2, 0(R1)	use v22 to test decoder		
000023E2	E310 5014 0014		00000014	1710+	LGF	R1, V3ADDR	load v3 source		
000023E8	E731 0000 0006		00000000	1711+	VL	v3, 0(R1)	use v23 to test decoder		
000023EE	E310 5018 0014		00000018	1712+	LGF	R1, V4ADDR	load v4 source		
000023F4	E741 0000 0006		00000000	1713+	VL	v4, 0(R1)	use v24 to test decoder		
000023FA				1716+	DS	0H	E788 VEVAL		
000023FA	E7			1717+	DC	X'E7'	- Vector Evaluate		
000023FB	12			1718+	DC	X'12'	v1, v2		
000023FC	30			1719+	DC	X'30'	v3, reserved		
000023FD	1E			1720+	DC	HL1'30'	i5		
000023FE	40			1721+	DC	x'40'	v4, RXB		
000023FF	88			1722+	DC	X'88'			
00002400	E710 5030 000E		000023B0	1724+	VST	V1, V1025	save v1 output		
00002406	07FB			1725+	BR	R11	return		
00002408				1726+RE25	DC	0F	xl16 expected result		
00002408				1727+	DROP	R5			
00002408	22222222	77777777		1728	DC	XL16'	22222222 77777777 DDDDDDDD 22222222'	result	
00002410	DDDDDDDD	22222222							
00002418	33333333	55555555		1729	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00002420	99999999	AAAAAAAA							
00002428	11111111	22222222		1730	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00002430	44444444	88888888							
00002438	FFFFFFFF	EEEEEEEE		1731	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002440	DDDDDDDD BBBB BBBB			1732					
				1733	VRI_K	VEVAL, 30			
00002448				1734+	DS	0FD			
00002448		00002448		1735+	USING	*, R5		base for test data and test routine	
00002448	00002490			1736+T26	DC	A(X26)		address of test routine	
0000244C	001A			1737+	DC	H'26'		test number	
0000244E	00			1738+	DC	X'00'			
0000244F	1E			1739+	DC	HL1'30'		i5	
00002450	E5C5E5C1 D3404040			1740+	DC	CL8'VEVAL'		instruction name	
00002458	000024E0			1741+	DC	A(RE26+16)		address of v2 source	
0000245C	000024F0			1742+	DC	A(RE26+32)		address of v3 source	
00002460	00002500			1743+	DC	A(RE26+48)		address of v4 source	
00002464	00000010			1744+	DC	A(16)		result length	
00002468	000024D0			1745+REA26	DC	A(RE26)		result address	
00002470	00000000 00000000			1746+	DS	FD		gap	
00002478	00000000 00000000			1747+V1026	DS	XL16		V1 output	
00002480	00000000 00000000								
00002488	00000000 00000000			1748+	DS	FD		gap	
				1749+*					
00002490				1750+X26	DS	0F			
00002490	B982 0011			1751+	XGR	R1, R1			
00002494	4110 8E94		00001094	1752+	LA	R1, V1FUDGE		load v1 fudge	
00002498	E711 0000 0006		00000000	1753+	VL	v1, 0(R1)		use v21 to test decoder	
0000249E	E310 5010 0014		00000010	1754+	LGF	R1, V2ADDR		load v2 source	
000024A4	E721 0000 0006		00000000	1755+	VL	v2, 0(R1)		use v22 to test decoder	
000024AA	E310 5014 0014		00000014	1756+	LGF	R1, V3ADDR		load v3 source	
000024B0	E731 0000 0006		00000000	1757+	VL	v3, 0(R1)		use v23 to test decoder	
000024B6	E310 5018 0014		00000018	1758+	LGF	R1, V4ADDR		load v4 source	
000024BC	E741 0000 0006		00000000	1759+	VL	v4, 0(R1)		use v24 to test decoder	
000024C2				1762+	DS	0H		E788 VEVAL	
000024C2	E7			1763+	DC	X'E7'		- Vector Evaluate	
000024C3	12			1764+	DC	X'12'		v1, v2	
000024C4	30			1765+	DC	X'30'		v3, reserved	
000024C5	1E			1766+	DC	HL1'30'		i5	
000024C6	40			1767+	DC	x'40'		v4, RXB	
000024C7	88			1768+	DC	X'88'			
000024C8	E710 5030 000E		00002478	1770+	VST	V1, V1026		save v1 output	
000024CE	07FB			1771+	BR	R11		return	
000024D0				1772+RE26	DC	0F		xl16 expected result	
000024D0				1773+	DROP	R5			
000024D0	11111111 DDDDDDDD			1774	DC	XL16'11111111 DDDDDDDD 77777777 DDDDDDDD'		result	
000024D8	77777777 DDDDDDDD								
000024E0	33333333 55555555			1775	DC	XL16'33333333 55555555 66666666 99999999'		v2	
000024E8	66666666 99999999								
000024F0	77777777 BBBB BBBB			1776	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
000024F8	DDDDDDDD EEEEEEEE								
00002500	AAAAAAAA CCCCCCCC			1777	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00002508	33333333 55555555								
				1778					
				1779 * i5 = 31:	OR(A, AND(B, C))				
				1780	VRI_K	VEVAL, 31			
00002510				1781+	DS	0FD			
00002510		00002510		1782+	USING	*, R5		base for test data and test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002510	00002558			1783+T27	DC	A(X27)	address of test routine
00002514	001B			1784+	DC	H'27'	test number
00002516	00			1785+	DC	X'00'	
00002517	1F			1786+	DC	HL1'31'	i5
00002518	E5C5E5C1 D3404040			1787+	DC	CL8'VEVAL'	instruction name
00002520	000025A8			1788+	DC	A(RE27+16)	address of v2 source
00002524	000025B8			1789+	DC	A(RE27+32)	address of v3 source
00002528	000025C8			1790+	DC	A(RE27+48)	address of v4 source
0000252C	00000010			1791+	DC	A(16)	result length
00002530	00002598			1792+REA27	DC	A(RE27)	result address
00002538	00000000 00000000			1793+	DS	FD	gap
00002540	00000000 00000000			1794+V1027	DS	XL16	V1 output
00002548	00000000 00000000						
00002550	00000000 00000000			1795+	DS	FD	gap
				1796+*			
00002558				1797+X27	DS	0F	
00002558	B982 0011			1798+	XGR	R1,R1	
0000255C	4110 8E94		00001094	1799+	LA	R1,V1FUDGE	load v1 fudge
00002560	E711 0000 0006		00000000	1800+	VL	v1,0(R1)	use v21 to test decoder
00002566	E310 5010 0014		00000010	1801+	LGF	R1,V2ADDR	load v2 source
0000256C	E721 0000 0006		00000000	1802+	VL	v2,0(R1)	use v22 to test decoder
00002572	E310 5014 0014		00000014	1803+	LGF	R1,V3ADDR	load v3 source
00002578	E731 0000 0006		00000000	1804+	VL	v3,0(R1)	use v23 to test decoder
0000257E	E310 5018 0014		00000018	1805+	LGF	R1,V4ADDR	load v4 source
00002584	E741 0000 0006		00000000	1806+	VL	v4,0(R1)	use v24 to test decoder
0000258A				1809+	DS	0H	E788 VEVAL
0000258A	E7			1810+	DC	X'E7'	- Vector Evaluate
0000258B	12			1811+	DC	X'12'	v1, v2
0000258C	30			1812+	DC	X'30'	v3, reserved
0000258D	1F			1813+	DC	HL1'31'	i5
0000258E	40			1814+	DC	x'40'	v4, RXB
0000258F	88			1815+	DC	X'88'	
00002590	E710 5030 000E		00002540	1817+	VST	V1,V1027	save v1 output
00002596	07FB			1818+	BR	R11	return
00002598				1819+RE27	DC	0F	xl16 expected result
00002598				1820+	DROP	R5	
00002598	33333333 77777777			1821	DC	XL16'33333333 77777777 DDDDDDDD AAAAAAAA'	result
000025A0	DDDDDDDD AAAAAAAA						
000025A8	33333333 55555555			1822	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
000025B0	99999999 AAAAAAAA						
000025B8	11111111 22222222			1823	DC	XL16'11111111 22222222 44444444 88888888'	v3
000025C0	44444444 88888888						
000025C8	FFFFFFFF EEEEEEEE			1824	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
000025D0	DDDDDDDD BBBB BBBB						
				1825			
000025D8				1826	VRI_K	VEVAL, 31	
000025D8		000025D8		1827+	DS	0FD	
000025D8	00002620			1828+	USING	*,R5	base for test data and test routine
000025DC	001C			1829+T28	DC	A(X28)	address of test routine
000025DE	00			1830+	DC	H'28'	test number
000025DF	1F			1831+	DC	X'00'	
000025E0	E5C5E5C1 D3404040			1832+	DC	HL1'31'	i5
000025E8	00002670			1833+	DC	CL8'VEVAL'	instruction name
				1834+	DC	A(RE28+16)	address of v2 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000025EC	00002680			1835+	DC	A(RE28+32)	address of v3 source		
000025F0	00002690			1836+	DC	A(RE28+48)	address of v4 source		
000025F4	00000010			1837+	DC	A(16)	result length		
000025F8	00002660			1838+REA28	DC	A(RE28)	result address		
00002600	00000000 00000000			1839+	DS	FD	gap		
00002608	00000000 00000000			1840+V1028	DS	XL16	V1 output		
00002610	00000000 00000000								
00002618	00000000 00000000			1841+	DS	FD	gap		
				1842+*					
00002620				1843+X28	DS	0F			
00002620	B982 0011			1844+	XGR	R1,R1			
00002624	4110 8E94		00001094	1845+	LA	R1,V1FUDGE	load v1 fudge		
00002628	E711 0000 0006		00000000	1846+	VL	v1,0(R1)	use v21 to test decoder		
0000262E	E310 5010 0014		00000010	1847+	LGF	R1,V2ADDR	load v2 source		
00002634	E721 0000 0006		00000000	1848+	VL	v2,0(R1)	use v22 to test decoder		
0000263A	E310 5014 0014		00000014	1849+	LGF	R1,V3ADDR	load v3 source		
00002640	E731 0000 0006		00000000	1850+	VL	v3,0(R1)	use v23 to test decoder		
00002646	E310 5018 0014		00000018	1851+	LGF	R1,V4ADDR	load v4 source		
0000264C	E741 0000 0006		00000000	1852+	VL	v4,0(R1)	use v24 to test decoder		
00002652				1855+	DS	0H	E788 VEVAL		
00002652	E7			1856+	DC	X'E7'	- Vector Evaluate		
00002653	12			1857+	DC	X'12'	v1, v2		
00002654	30			1858+	DC	X'30'	v3, reserved		
00002655	1F			1859+	DC	HL1'31'	i5		
00002656	40			1860+	DC	x'40'	v4, RXB		
00002657	88			1861+	DC	X'88'			
00002658	E710 5030 000E		00002608	1863+	VST	V1,V1028	save v1 output		
0000265E	07FB			1864+	BR	R11	return		
00002660				1865+RE28	DC	0F	xl16 expected result		
00002660				1866+	DROP	R5			
00002660	33333333 DDDDDDDD			1867	DC	XL16'33333333 DDDDDDDD 77777777 DDDDDDDD'	result		
00002668	77777777 DDDDDDDD								
00002670	33333333 55555555			1868	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00002678	66666666 99999999								
00002680	77777777 BBBB BBBB			1869	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00002688	DDDDDDDD EEEEEEEE								
00002690	AAAAAAAA CCCCCCCC			1870	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00002698	33333333 55555555								
				1871					
				1872	* Row 4				
				1873	* Row 5				
				1874	* Row 6				
				1875	* Row 7				
				1876	* Row 8				
				1877	* Row 9				
				1878					
				1879	* Row 10				
				1880	* i5 = 81:	SEL(A,AND(B,C),C)			
				1881	VRI_K	VEVAL,81			
000026A0				1882+	DS	0FD			
000026A0		000026A0		1883+	USING	*,R5	base for test data and test routine		
000026A0	000026E8			1884+T29	DC	A(X29)	address of test routine		
000026A4	001D			1885+	DC	H'29'	test number		
000026A6	00			1886+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000026A7	51			1887+	DC	HL1'81'	i5
000026A8	E5C5E5C1 D3404040			1888+	DC	CL8'VEVAL'	instruction name
000026B0	00002738			1889+	DC	A(RE29+16)	address of v2 source
000026B4	00002748			1890+	DC	A(RE29+32)	address of v3 source
000026B8	00002758			1891+	DC	A(RE29+48)	address of v4 source
000026BC	00000010			1892+	DC	A(16)	result length
000026C0	00002728			1893+REA29	DC	A(RE29)	result address
000026C8	00000000 00000000			1894+	DS	FD	gap
000026D0	00000000 00000000			1895+V1029	DS	XL16	V1 output
000026D8	00000000 00000000						
000026E0	00000000 00000000			1896+	DS	FD	gap
				1897+*			
000026E8				1898+X29	DS	0F	
000026E8	B982 0011			1899+	XGR	R1, R1	
000026EC	4110 8E94		00001094	1900+	LA	R1, V1FUDGE	load v1 fudge
000026F0	E711 0000 0006		00000000	1901+	VL	v1, 0(R1)	use v21 to test decoder
000026F6	E310 5010 0014		00000010	1902+	LGF	R1, V2ADDR	load v2 source
000026FC	E721 0000 0006		00000000	1903+	VL	v2, 0(R1)	use v22 to test decoder
00002702	E310 5014 0014		00000014	1904+	LGF	R1, V3ADDR	load v3 source
00002708	E731 0000 0006		00000000	1905+	VL	v3, 0(R1)	use v23 to test decoder
0000270E	E310 5018 0014		00000018	1906+	LGF	R1, V4ADDR	load v4 source
00002714	E741 0000 0006		00000000	1907+	VL	v4, 0(R1)	use v24 to test decoder
0000271A				1910+	DS	0H	E788 VEVAL
0000271A	E7			1911+	DC	X'E7'	- Vector Evaluate
0000271B	12			1912+	DC	X'12'	v1, v2
0000271C	30			1913+	DC	X'30'	v3, reserved
0000271D	51			1914+	DC	HL1'81'	i5
0000271E	40			1915+	DC	x'40'	v4, RXB
0000271F	88			1916+	DC	X'88'	
00002720	E710 5030 000E		000026D0	1918+	VST	V1, V1029	save v1 output
00002726	07FB			1919+	BR	R11	return
00002728				1920+RE29	DC	0F	xl16 expected result
00002728				1921+	DR0P	R5	
00002728	DDDDDDDD AAAAAAAA			1922	DC	XL16'DDDDDDDD AAAAAAAA 44444444 99999999'	result
00002730	44444444 99999999						
00002738	33333333 55555555			1923	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00002740	99999999 AAAAAAAA						
00002748	11111111 22222222			1924	DC	XL16'11111111 22222222 44444444 88888888'	v3
00002750	44444444 88888888						
00002758	FFFFFFFF EEEEEEEE			1925	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00002760	DDDDDDDD BBBB BBBB						
				1926			
				1927	VRI_K	VEVAL, 81	
00002768				1928+	DS	0FD	
00002768		00002768		1929+	USING	*, R5	base for test data and test routine
00002768	000027B0			1930+T30	DC	A(X30)	address of test routine
0000276C	001E			1931+	DC	H'30'	test number
0000276E	00			1932+	DC	X'00'	
0000276F	51			1933+	DC	HL1'81'	i5
00002770	E5C5E5C1 D3404040			1934+	DC	CL8'VEVAL'	instruction name
00002778	00002800			1935+	DC	A(RE30+16)	address of v2 source
0000277C	00002810			1936+	DC	A(RE30+32)	address of v3 source
00002780	00002820			1937+	DC	A(RE30+48)	address of v4 source
00002784	00000010			1938+	DC	A(16)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002788	000027F0			1939+REA30	DC	A(RE30)	result address	
00002790	00000000 00000000			1940+	DS	FD	gap	
00002798	00000000 00000000			1941+V1030	DS	XL16	V1 output	
000027A0	00000000 00000000							
000027A8	00000000 00000000			1942+	DS	FD	gap	
				1943+*				
000027B0				1944+X30	DS	0F		
000027B0	B982 0011			1945+	XGR	R1, R1		
000027B4	4110 8E94		00001094	1946+	LA	R1, V1FUDGE	load v1 fudge	
000027B8	E711 0000 0006		00000000	1947+	VL	v1, 0(R1)	use v21 to test decoder	
000027BE	E310 5010 0014		00000010	1948+	LGF	R1, V2ADDR	load v2 source	
000027C4	E721 0000 0006		00000000	1949+	VL	v2, 0(R1)	use v22 to test decoder	
000027CA	E310 5014 0014		00000014	1950+	LGF	R1, V3ADDR	load v3 source	
000027D0	E731 0000 0006		00000000	1951+	VL	v3, 0(R1)	use v23 to test decoder	
000027D6	E310 5018 0014		00000018	1952+	LGF	R1, V4ADDR	load v4 source	
000027DC	E741 0000 0006		00000000	1953+	VL	v4, 0(R1)	use v24 to test decoder	
000027E2				1956+	DS	0H	E788 VEVAL	
000027E2	E7			1957+	DC	X'E7'	- Vector Evaluate	
000027E3	12			1958+	DC	X'12'	v1, v2	
000027E4	30			1959+	DC	X'30'	v3, reserved	
000027E5	51			1960+	DC	HL1'81'	i5	
000027E6	40			1961+	DC	x'40'	v4, RXB	
000027E7	88			1962+	DC	X'88'		
000027E8	E710 5030 000E		00002798	1964+	VST	V1, V1030	save v1 output	
000027EE	07FB			1965+	BR	R11	return	
000027F0				1966+RE30	DC	0F	xl16 expected result	
000027F0				1967+	DROP	R5		
000027F0	AAAAAAAA 88888888			1968	DC	XL16'AAAAAAAA 88888888 11111111 44444444'	result	
000027F8	11111111 44444444							
00002800	33333333 55555555			1969	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00002808	66666666 99999999							
00002810	77777777 BBBB BBBB			1970	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00002818	DDDDDDDD EEEEEEEE							
00002820	AAAAAAAA CCCCCCCC			1971	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00002828	33333333 55555555							
				1972				
				1973				
				1974 * Row 11				
				1975 * i5 = 88:		SEL(A, NOR(B, C), C)		
				1976	VRI_K	VEVAL, 88		
00002830				1977+	DS	0FD		
00002830		00002830		1978+	USING	*, R5	base for test data and test routine	
00002830	00002878			1979+T31	DC	A(X31)	address of test routine	
00002834	001F			1980+	DC	H'31'	test number	
00002836	00			1981+	DC	X'00'		
00002837	58			1982+	DC	HL1'88'	i5	
00002838	E5C5E5C1 D3404040			1983+	DC	CL8'VEVAL'	instruction name	
00002840	000028C8			1984+	DC	A(RE31+16)	address of v2 source	
00002844	000028D8			1985+	DC	A(RE31+32)	address of v3 source	
00002848	000028E8			1986+	DC	A(RE31+48)	address of v4 source	
0000284C	00000010			1987+	DC	A(16)	result length	
00002850	000028B8			1988+REA31	DC	A(RE31)	result address	
00002858	00000000 00000000			1989+	DS	FD	gap	
00002860	00000000 00000000			1990+V1031	DS	XL16	V1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002868	00000000 00000000								
00002870	00000000 00000000			1991+	DS	FD	gap		
				1992+*					
00002878				1993+X31	DS	0F			
00002878	B982 0011			1994+	XGR	R1,R1			
0000287C	4110 8E94		00001094	1995+	LA	R1,V1FUDGE	load v1 fudge		
00002880	E711 0000 0006		00000000	1996+	VL	v1,0(R1)	use v21 to test decoder		
00002886	E310 5010 0014		00000010	1997+	LGF	R1,V2ADDR	load v2 source		
0000288C	E721 0000 0006		00000000	1998+	VL	v2,0(R1)	use v22 to test decoder		
00002892	E310 5014 0014		00000014	1999+	LGF	R1,V3ADDR	load v3 source		
00002898	E731 0000 0006		00000000	2000+	VL	v3,0(R1)	use v23 to test decoder		
0000289E	E310 5018 0014		00000018	2001+	LGF	R1,V4ADDR	load v4 source		
000028A4	E741 0000 0006		00000000	2002+	VL	v4,0(R1)	use v24 to test decoder		
000028AA				2005+	DS	0H	E788 VEVAL		
000028AA	E7			2006+	DC	X'E7'	- Vector Evaluate		
000028AB	12			2007+	DC	X'12'	v1, v2		
000028AC	30			2008+	DC	X'30'	v3, reserved		
000028AD	58			2009+	DC	HL1'88'	i5		
000028AE	40			2010+	DC	x'40'	v4, RXB		
000028AF	88			2011+	DC	X'88'			
000028B0	E710 5030 000E		00002860	2013+	VST	V1,V1031	save v1 output		
000028B6	07FB			2014+	BR	R11	return		
000028B8				2015+RE31	DC	0F	xl16 expected result		
000028B8				2016+	DROP	R5			
000028B8	CCCCCCCC BBBB BBBB			2017	DC	XL16'CCCCCCCC BBBB BBBB 44444444 11111111'	result		
000028C0	44444444 11111111								
000028C8	33333333 55555555			2018	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
000028D0	99999999 AAAAAAAA								
000028D8	11111111 22222222			2019	DC	XL16'11111111 22222222 44444444 88888888'	v3		
000028E0	44444444 88888888								
000028E8	FFFFFFFF EEEEEEEE			2020	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
000028F0	DDDDDDDD BBBB BBBB								
				2021					
000028F8				2022	VRI_K	VEVAL, 88			
000028F8		000028F8		2023+	DS	0FD			
000028F8	00002940			2024+	USING	*,R5	base for test data and test routine		
000028FC	0020			2025+T32	DC	A(X32)	address of test routine		
000028FE	00			2026+	DC	H'32'	test number		
000028FF	58			2027+	DC	X'00'			
00002900	E5C5E5C1 D3404040			2028+	DC	HL1'88'	i5		
00002908	00002990			2029+	DC	CL8'VEVAL'	instruction name		
0000290C	000029A0			2030+	DC	A(RE32+16)	address of v2 source		
00002910	000029B0			2031+	DC	A(RE32+32)	address of v3 source		
00002914	00000010			2032+	DC	A(RE32+48)	address of v4 source		
00002918	00002980			2033+	DC	A(16)	result length		
00002918	00002980			2034+REA32	DC	A(RE32)	result address		
00002920	00000000 00000000			2035+	DS	FD	gap		
00002928	00000000 00000000			2036+V1032	DS	XL16	V1 output		
00002930	00000000 00000000								
00002938	00000000 00000000			2037+	DS	FD	gap		
				2038+*					
00002940				2039+X32	DS	0F			
00002940	B982 0011			2040+	XGR	R1,R1			
00002944	4110 8E94		00001094	2041+	LA	R1,V1FUDGE	load v1 fudge		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002948	E711 0000 0006		00000000	2042+	VL	v1,0(R1)	use v21 to test decoder	
0000294E	E310 5010 0014		00000010	2043+	LGF	R1,V2ADDR	load v2 source	
00002954	E721 0000 0006		00000000	2044+	VL	v2,0(R1)	use v22 to test decoder	
0000295A	E310 5014 0014		00000014	2045+	LGF	R1,V3ADDR	load v3 source	
00002960	E731 0000 0006		00000000	2046+	VL	v3,0(R1)	use v23 to test decoder	
00002966	E310 5018 0014		00000018	2047+	LGF	R1,V4ADDR	load v4 source	
0000296C	E741 0000 0006		00000000	2048+	VL	v4,0(R1)	use v24 to test decoder	
00002972				2051+	DS	0H	E788 VEVAL	
00002972	E7			2052+	DC	X'E7'	- Vector Evaluate	
00002973	12			2053+	DC	X'12'	v1, v2	
00002974	30			2054+	DC	X'30'	v3, reserved	
00002975	58			2055+	DC	HL1'88'	i5	
00002976	40			2056+	DC	x'40'	v4, RXB	
00002977	88			2057+	DC	X'88'		
00002978	E710 5030 000E		00002928	2059+	VST	V1,V1032	save v1 output	
0000297E	07FB			2060+	BR	R11	return	
00002980				2061+RE32	DC	0F	xl16 expected result	
00002980				2062+	DROP	R5		
00002980	88888888 88888888			2063	DC	XL16'88888888 88888888 11111111 44444444'	result	
00002988	11111111 44444444							
00002990	33333333 55555555			2064	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00002998	66666666 99999999							
000029A0	77777777 BBBB BBBB			2065	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
000029A8	DDDDDDDD EEEEEEEE							
000029B0	AAAAAAAA CCCCCCCC			2066	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
000029B8	33333333 55555555							
000029C0				2067				
000029C0				2068 * i5 = 89:		SEL(A,NXOR(B,C),C)		
000029C0				2069	VRI_K	VEVAL,89		
000029C0	00002A08	000029C0		2070+	DS	0FD		
000029C0	0021			2071+	USING	*,R5	base for test data and test routine	
000029C4	00			2072+T33	DC	A(X33)	address of test routine	
000029C6	59			2073+	DC	H'33'	test number	
000029C7	E5C5E5C1 D3404040			2074+	DC	X'00'		
000029D0	00002A58			2075+	DC	HL1'89'	i5	
000029D4	00002A68			2076+	DC	CL8'VEVAL'	instruction name	
000029D8	00002A78			2077+	DC	A(RE33+16)	address of v2 source	
000029DC	00000010			2078+	DC	A(RE33+32)	address of v3 source	
000029E0	00002A48			2079+	DC	A(RE33+48)	address of v4 source	
000029E8	00000000 00000000			2080+	DC	A(16)	result length	
000029F0	00000000 00000000			2081+REA33	DC	A(RE33)	result address	
000029F8	00000000 00000000			2082+	DS	FD	gap	
00002A00	00000000 00000000			2083+V1033	DS	XL16	V1 output	
00002A08				2084+	DS	FD	gap	
00002A08	B982 0011			2085+*				
00002A0C	4110 8E94			2086+X33	DS	0F		
00002A10	E711 0000 0006		00001094	2087+	XGR	R1,R1		
00002A16	E310 5010 0014		00000000	2088+	LA	R1,V1FUDGE	load v1 fudge	
00002A1C	E721 0000 0006		00000010	2089+	VL	v1,0(R1)	use v21 to test decoder	
00002A22	E310 5014 0014		00000014	2090+	LGF	R1,V2ADDR	load v2 source	
00002A28	E731 0000 0006		00000000	2091+	VL	v2,0(R1)	use v22 to test decoder	
			00000014	2092+	LGF	R1,V3ADDR	load v3 source	
			00000000	2093+	VL	v3,0(R1)	use v23 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002A2E	E310 5018 0014		00000018	2094+	LGF	R1,V4ADDR	load v4 source	
00002A34	E741 0000 0006		00000000	2095+	VL	v4,0(R1)	use v24 to test decoder	
00002A3A				2098+	DS	0H	E788 VEVAL	
00002A3A	E7			2099+	DC	X'E7'	- Vector Evaluate	
00002A3B	12			2100+	DC	X'12'	v1, v2	
00002A3C	30			2101+	DC	X'30'	v3, reserved	
00002A3D	59			2102+	DC	HL1'89'	i5	
00002A3E	40			2103+	DC	x'40'	v4, RXB	
00002A3F	88			2104+	DC	X'88'		
00002A40	E710 5030 000E		000029F0	2106+	VST	V1,V1033	save v1 output	
00002A46	07FB			2107+	BR	R11	return	
00002A48				2108+RE33	DC	0F	xl16 expected result	
00002A48				2109+	DROP	R5		
00002A48	DDDDDDDD BBBB BBBB			2110	DC	XL16'DDDDDDDD BBBB BBBB 44444444 99999999'	result	
00002A50	44444444 99999999							
00002A58	33333333 55555555			2111	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00002A60	99999999 AAAAAAAA							
00002A68	11111111 22222222			2112	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00002A70	44444444 88888888							
00002A78	FFFFFFFF EEEEEEEE			2113	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00002A80	DDDDDDDD BBBB BBBB							
00002A88				2114				
00002A88				2115	VRI_K	VEVAL, 89		
00002A88		00002A88		2116+	DS	0FD		
00002A88	00002AD0			2117+	USING	*,R5	base for test data and test routine	
00002A8C	0022			2118+T34	DC	A(X34)	address of test routine	
00002A8E	00			2119+	DC	H'34'	test number	
00002A8F	59			2120+	DC	X'00'		
00002A90	E5C5E5C1 D3404040			2121+	DC	HL1'89'	i5	
00002A98	00002B20			2122+	DC	CL8'VEVAL'	instruction name	
00002A9C	00002B30			2123+	DC	A(RE34+16)	address of v2 source	
00002AA0	00002B40			2124+	DC	A(RE34+32)	address of v3 source	
00002AA4	00000010			2125+	DC	A(RE34+48)	address of v4 source	
00002AA8	00000010			2126+	DC	A(16)	result length	
00002AB0	00000000 00000000			2127+REA34	DC	A(RE34)	result address	
00002AB8	00000000 00000000			2128+	DS	FD	gap	
00002AC0	00000000 00000000			2129+V1034	DS	XL16	V1 output	
00002AC8	00000000 00000000							
00002AD0				2130+	DS	FD	gap	
00002AD0				2131+*				
00002AD0	B982 0011			2132+X34	DS	0F		
00002AD4	4110 8E94		00001094	2133+	XGR	R1,R1		
00002AD8	E711 0000 0006		00000000	2134+	LA	R1,V1FUDGE	load v1 fudge	
00002ADE	E310 5010 0014		00000010	2135+	VL	v1,0(R1)	use v21 to test decoder	
00002AE4	E721 0000 0006		00000000	2136+	LGF	R1,V2ADDR	load v2 source	
00002AEA	E310 5014 0014		00000014	2137+	VL	v2,0(R1)	use v22 to test decoder	
00002AF0	E731 0000 0006		00000000	2138+	LGF	R1,V3ADDR	load v3 source	
00002AF6	E310 5018 0014		00000000	2139+	VL	v3,0(R1)	use v23 to test decoder	
00002AFC	E741 0000 0006		00000018	2140+	LGF	R1,V4ADDR	load v4 source	
			00000000	2141+	VL	v4,0(R1)	use v24 to test decoder	
00002B02				2144+	DS	0H	E788 VEVAL	
00002B02	E7			2145+	DC	X'E7'	- Vector Evaluate	
00002B03	12			2146+	DC	X'12'	v1, v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002B04	30			2147+	DC	X'30'		v3, reserved	
00002B05	59			2148+	DC	HL1'89'		i5	
00002B06	40			2149+	DC	x'40'		v4, RXB	
00002B07	88			2150+	DC	X'88'			
00002B08	E710 5030 000E		00002AB8	2152+	VST	V1,V1034		save v1 output	
00002B0E	07FB			2153+	BR	R11		return	
00002B10				2154+RE34	DC	0F		xl16 expected result	
00002B10				2155+	DROP	R5			
00002B10	AAAAAAAA 88888888			2156	DC	XL16'AAAAAAAA 88888888 11111111 44444444'		result	
00002B18	11111111 44444444								
00002B20	33333333 55555555			2157	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00002B28	66666666 99999999								
00002B30	77777777 BBBB BBBB			2158	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00002B38	DDDDDDDD EEEEEEEE								
00002B40	AAAAAAAA CCCCCCCC			2159	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00002B48	33333333 55555555								
				2160					
				2161 * i5 = 92:		SEL(A,NOT(B),C)			
				2162	VRI_K	VEVAL,92			
00002B50				2163+	DS	0FD			
00002B50		00002B50		2164+	USING	*,R5		base for test data and test routine	
00002B50	00002B98			2165+T35	DC	A(X35)		address of test routine	
00002B54	0023			2166+	DC	H'35'		test number	
00002B56	00			2167+	DC	X'00'			
00002B57	5C			2168+	DC	HL1'92'		i5	
00002B58	E5C5E5C1 D3404040			2169+	DC	CL8'VEVAL'		instruction name	
00002B60	00002BE8			2170+	DC	A(RE35+16)		address of v2 source	
00002B64	00002BF8			2171+	DC	A(RE35+32)		address of v3 source	
00002B68	00002C08			2172+	DC	A(RE35+48)		address of v4 source	
00002B6C	00000010			2173+	DC	A(16)		result length	
00002B70	00002BD8			2174+REA35	DC	A(RE35)		result address	
00002B78	00000000 00000000			2175+	DS	FD		gap	
00002B80	00000000 00000000			2176+V1035	DS	XL16		V1 output	
00002B88	00000000 00000000								
00002B90	00000000 00000000			2177+	DS	FD		gap	
				2178+*					
00002B98				2179+X35	DS	0F			
00002B98	B982 0011			2180+	XGR	R1,R1			
00002B9C	4110 8E94		00001094	2181+	LA	R1,V1FUDGE		load v1 fudge	
00002BA0	E711 0000 0006		00000000	2182+	VL	v1,0(R1)		use v21 to test decoder	
00002BA6	E310 5010 0014		00000010	2183+	LGF	R1,V2ADDR		load v2 source	
00002BAC	E721 0000 0006		00000000	2184+	VL	v2,0(R1)		use v22 to test decoder	
00002BB2	E310 5014 0014		00000014	2185+	LGF	R1,V3ADDR		load v3 source	
00002BB8	E731 0000 0006		00000000	2186+	VL	v3,0(R1)		use v23 to test decoder	
00002BBE	E310 5018 0014		00000018	2187+	LGF	R1,V4ADDR		load v4 source	
00002BC4	E741 0000 0006		00000000	2188+	VL	v4,0(R1)		use v24 to test decoder	
00002BCA				2191+	DS	0H		E788 VEVAL	
00002BCA	E7			2192+	DC	X'E7'		- Vector Evaluate	
00002BCB	12			2193+	DC	X'12'		v1, v2	
00002BCC	30			2194+	DC	X'30'		v3, reserved	
00002BCD	5C			2195+	DC	HL1'92'		i5	
00002BCE	40			2196+	DC	x'40'		v4, RXB	
00002BCF	88			2197+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002BD0	E710 5030 000E		00002B80	2199+	VST	V1,V1035	save v1 output	
00002BD6	07FB			2200+	BR	R11	return	
00002BD8				2201+RE35	DC	0F	xl16 expected result	
00002BD8				2202+	DROP	R5		
00002BD8	EEEEEEEE FFFFFFFF			2203	DC	XL16'EEEEEEEE FFFFFFFF DDDDDDDD 33333333'	result	
00002BE0	DDDDDDDD 33333333							
00002BE8	33333333 55555555			2204	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00002BF0	99999999 AAAAAAAA							
00002BF8	11111111 22222222			2205	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00002C00	44444444 88888888							
00002C08	FFFFFFFF EEEEEEEE			2206	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00002C10	DDDDDDDD BBBBBBBB							
				2207				
				2208	VRI_K	VEVAL, 92		
00002C18				2209+	DS	0FD		
00002C18		00002C18		2210+	USING	*,R5	base for test data and test routine	
00002C18	00002C60			2211+T36	DC	A(X36)	address of test routine	
00002C1C	0024			2212+	DC	H'36'	test number	
00002C1E	00			2213+	DC	X'00'		
00002C1F	5C			2214+	DC	HL1'92'	i5	
00002C20	E5C5E5C1 D3404040			2215+	DC	CL8'VEVAL'	instruction name	
00002C28	00002CB0			2216+	DC	A(RE36+16)	address of v2 source	
00002C2C	00002CC0			2217+	DC	A(RE36+32)	address of v3 source	
00002C30	00002CD0			2218+	DC	A(RE36+48)	address of v4 source	
00002C34	00000010			2219+	DC	A(16)	result length	
00002C38	00002CA0			2220+REA36	DC	A(RE36)	result address	
00002C40	00000000 00000000			2221+	DS	FD	gap	
00002C48	00000000 00000000			2222+V1036	DS	XL16	V1 output	
00002C50	00000000 00000000							
00002C58	00000000 00000000			2223+	DS	FD	gap	
				2224+*				
00002C60				2225+X36	DS	0F		
00002C60	B982 0011			2226+	XGR	R1,R1		
00002C64	4110 8E94		00001094	2227+	LA	R1,V1FUDGE	load v1 fudge	
00002C68	E711 0000 0006		00000000	2228+	VL	v1,0(R1)	use v21 to test decoder	
00002C6E	E310 5010 0014		00000010	2229+	LGF	R1,V2ADDR	load v2 source	
00002C74	E721 0000 0006		00000000	2230+	VL	v2,0(R1)	use v22 to test decoder	
00002C7A	E310 5014 0014		00000014	2231+	LGF	R1,V3ADDR	load v3 source	
00002C80	E731 0000 0006		00000000	2232+	VL	v3,0(R1)	use v23 to test decoder	
00002C86	E310 5018 0014		00000018	2233+	LGF	R1,V4ADDR	load v4 source	
00002C8C	E741 0000 0006		00000000	2234+	VL	v4,0(R1)	use v24 to test decoder	
00002C92				2237+	DS	0H	E788 VEVAL	
00002C92	E7			2238+	DC	X'E7'	- Vector Evaluate	
00002C93	12			2239+	DC	X'12'	v1, v2	
00002C94	30			2240+	DC	X'30'	v3, reserved	
00002C95	5C			2241+	DC	HL1'92'	i5	
00002C96	40			2242+	DC	x'40'	v4, RXB	
00002C97	88			2243+	DC	X'88'		
00002C98	E710 5030 000E		00002C48	2245+	VST	V1,V1036	save v1 output	
00002C9E	07FB			2246+	BR	R11	return	
00002CA0				2247+RE36	DC	0F	xl16 expected result	
00002CA0				2248+	DROP	R5		
00002CA0	88888888 CCCCCCCC			2249	DC	XL16'88888888 CCCCCCCC 33333333 55555555'	result	
00002CA8	33333333 55555555							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002CB0	33333333	55555555		2250	DC	XL16'	33333333	55555555	66666666 99999999' v2
00002CB8	66666666	99999999							
00002CC0	77777777	BBBBBBBB		2251	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
00002CC8	DDDDDDDD	EEEEEEEE							
00002CD0	AAAAAAAA	CCCCCCCC		2252	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
00002CD8	33333333	55555555							
				2253					
				2254 * i5 = 94:		SEL(A,NAND(B,C),C)			
00002CE0				2255	VRI_K	VEVAL, 94			
00002CE0			00002CE0	2256+	DS	0FD			
00002CE0	00002D28			2257+	USING	*,R5			base for test data and test routine
00002CE4	0025			2258+T37	DC	A(X37)			address of test routine
00002CE6	00			2259+	DC	H'37'			test number
00002CE7	5E			2260+	DC	X'00'			
00002CE8	E5C5E5C1	D3404040		2261+	DC	HL1'94'			i5
00002CF0	00002D78			2262+	DC	CL8'VEVAL'			instruction name
00002CF4	00002D88			2263+	DC	A(RE37+16)			address of v2 source
00002CF8	00002D98			2264+	DC	A(RE37+32)			address of v3 source
00002CFC	00000010			2265+	DC	A(RE37+48)			address of v4 source
00002D00	00002D68			2266+	DC	A(16)			result length
00002D08	00000000	00000000		2267+REA37	DC	A(RE37)			result address
00002D10	00000000	00000000		2268+	DS	FD			gap
00002D18	00000000	00000000		2269+V1037	DS	XL16			V1 output
00002D20	00000000	00000000							
				2270+	DS	FD			gap
				2271+*					
00002D28				2272+X37	DS	0F			
00002D28	B982 0011			2273+	XGR	R1,R1			
00002D2C	4110 8E94		00001094	2274+	LA	R1,V1FUDGE			load v1 fudge
00002D30	E711 0000 0006		00000000	2275+	VL	v1,0(R1)			use v21 to test decoder
00002D36	E310 5010 0014		00000010	2276+	LGF	R1,V2ADDR			load v2 source
00002D3C	E721 0000 0006		00000000	2277+	VL	v2,0(R1)			use v22 to test decoder
00002D42	E310 5014 0014		00000014	2278+	LGF	R1,V3ADDR			load v3 source
00002D48	E731 0000 0006		00000000	2279+	VL	v3,0(R1)			use v23 to test decoder
00002D4E	E310 5018 0014		00000018	2280+	LGF	R1,V4ADDR			load v4 source
00002D54	E741 0000 0006		00000000	2281+	VL	v4,0(R1)			use v24 to test decoder
00002D5A				2284+	DS	0H			E788 VEVAL
00002D5A	E7			2285+	DC	X'E7'			- Vector Evaluate
00002D5B	12			2286+	DC	X'12'			v1, v2
00002D5C	30			2287+	DC	X'30'			v3, reserved
00002D5D	5E			2288+	DC	HL1'94'			i5
00002D5E	40			2289+	DC	x'40'			v4, RXB
00002D5F	88			2290+	DC	X'88'			
00002D60	E710 5030 000E		00002D10	2292+	VST	V1,V1037			save v1 output
00002D66	07FB			2293+	BR	R11			return
00002D68				2294+RE37	DC	0F			xl16 expected result
00002D68				2295+	DROP	R5			
00002D68	EEEEEEEE	FFFFFFFF		2296	DC	XL16'	EEEEEEEE	FFFFFFFF	DDDDDDDD 33333333' result
00002D70	DDDDDDDD	33333333							
00002D78	33333333	55555555		2297	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
00002D80	99999999	AAAAAAAA							
00002D88	11111111	22222222		2298	DC	XL16'	11111111	22222222	44444444 88888888' v3
00002D90	44444444	88888888							
00002D98	FFFFFFFF	EEEEEEEE		2299	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBBBBBB' v4

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002DA0	DDDDDDDD BBBB BBBB			2300					
				2301	VRI_K	VEVAL, 94			
00002DA8				2302+	DS	0FD			
00002DA8		00002DA8		2303+	USING	*, R5			base for test data and test routine
00002DA8	00002DF0			2304+T38	DC	A(X38)			address of test routine
00002DAC	0026			2305+	DC	H'38'			test number
00002DAE	00			2306+	DC	X'00'			
00002DAF	5E			2307+	DC	HL1'94'			i5
00002DB0	E5C5E5C1 D3404040			2308+	DC	CL8'VEVAL'			instruction name
00002DB8	00002E40			2309+	DC	A(RE38+16)			address of v2 source
00002DBC	00002E50			2310+	DC	A(RE38+32)			address of v3 source
00002DC0	00002E60			2311+	DC	A(RE38+48)			address of v4 source
00002DC4	00000010			2312+	DC	A(16)			result length
00002DC8	00002E30			2313+REA38	DC	A(RE38)			result address
00002DD0	00000000 00000000			2314+	DS	FD			gap
00002DD8	00000000 00000000			2315+V1038	DS	XL16			V1 output
00002DE0	00000000 00000000								
00002DE8	00000000 00000000			2316+	DS	FD			gap
				2317+*					
00002DF0				2318+X38	DS	0F			
00002DF0	B982 0011			2319+	XGR	R1, R1			
00002DF4	4110 8E94		00001094	2320+	LA	R1, V1FUDGE			load v1 fudge
00002DF8	E711 0000 0006		00000000	2321+	VL	v1, 0(R1)			use v21 to test decoder
00002DFE	E310 5010 0014		00000010	2322+	LGF	R1, V2ADDR			load v2 source
00002E04	E721 0000 0006		00000000	2323+	VL	v2, 0(R1)			use v22 to test decoder
00002E0A	E310 5014 0014		00000014	2324+	LGF	R1, V3ADDR			load v3 source
00002E10	E731 0000 0006		00000000	2325+	VL	v3, 0(R1)			use v23 to test decoder
00002E16	E310 5018 0014		00000018	2326+	LGF	R1, V4ADDR			load v4 source
00002E1C	E741 0000 0006		00000000	2327+	VL	v4, 0(R1)			use v24 to test decoder
00002E22				2330+	DS	0H			E788 VEVAL
00002E22	E7			2331+	DC	X'E7'			- Vector Evaluate
00002E23	12			2332+	DC	X'12'			v1, v2
00002E24	30			2333+	DC	X'30'			v3, reserved
00002E25	5E			2334+	DC	HL1'94'			i5
00002E26	40			2335+	DC	x'40'			v4, RXB
00002E27	88			2336+	DC	X'88'			
00002E28	E710 5030 000E		00002DD8	2338+	VST	V1, V1038			save v1 output
00002E2E	07FB			2339+	BR	R11			return
00002E30				2340+RE38	DC	0F			xl16 expected result
00002E30				2341+	DROP	R5			
00002E30	99999999 DDDDDDDD			2342	DC	XL16'99999999 DDDDDDDD 77777777 DDDDDDDD'			result
00002E38	77777777 DDDDDDDD								
00002E40	33333333 55555555			2343	DC	XL16'33333333 55555555 66666666 99999999'			v2
00002E48	66666666 99999999								
00002E50	77777777 BBBB BBBB			2344	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'			v3
00002E58	DDDDDDDD EEEEEEEE								
00002E60	AAAAAAAA CCCCCCCC			2345	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'			v4
00002E68	33333333 55555555								
				2346					
				2347					
				2348	* Row 12				
				2349	* i5 = 96:	NOR(A, NXOR(B, C))			
				2350	VRI_K	VEVAL, 96			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002E70				2351+	DS	0FD			
00002E70		00002E70		2352+	USING	*,R5		base for test data and test routine	
00002E70	00002EB8			2353+T39	DC	A(X39)		address of test routine	
00002E74	0027			2354+	DC	H'39'		test number	
00002E76	00			2355+	DC	X'00'			
00002E77	60			2356+	DC	HL1'96'		i5	
00002E78	E5C5E5C1 D3404040			2357+	DC	CL8'VEVAL'		instruction name	
00002E80	00002F08			2358+	DC	A(RE39+16)		address of v2 source	
00002E84	00002F18			2359+	DC	A(RE39+32)		address of v3 source	
00002E88	00002F28			2360+	DC	A(RE39+48)		address of v4 source	
00002E8C	00000010			2361+	DC	A(16)		result length	
00002E90	00002EF8			2362+REA39	DC	A(RE39)		result address	
00002E98	00000000 00000000			2363+	DS	FD		gap	
00002EA0	00000000 00000000			2364+V1039	DS	XL16		V1 output	
00002EA8	00000000 00000000								
00002EB0	00000000 00000000			2365+	DS	FD		gap	
				2366+*					
00002EB8				2367+X39	DS	0F			
00002EB8	B982 0011			2368+	XGR	R1,R1			
00002EBC	4110 8E94		00001094	2369+	LA	R1,V1FUDGE		load v1 fudge	
00002EC0	E711 0000 0006		00000000	2370+	VL	v1,0(R1)		use v21 to test decoder	
00002EC6	E310 5010 0014		00000010	2371+	LGF	R1,V2ADDR		load v2 source	
00002ECC	E721 0000 0006		00000000	2372+	VL	v2,0(R1)		use v22 to test decoder	
00002ED2	E310 5014 0014		00000014	2373+	LGF	R1,V3ADDR		load v3 source	
00002ED8	E731 0000 0006		00000000	2374+	VL	v3,0(R1)		use v23 to test decoder	
00002EDE	E310 5018 0014		00000018	2375+	LGF	R1,V4ADDR		load v4 source	
00002EE4	E741 0000 0006		00000000	2376+	VL	v4,0(R1)		use v24 to test decoder	
00002EEA				2379+	DS	0H		E788 VEVAL	
00002EEA	E7			2380+	DC	X'E7'		- Vector Evaluate	
00002EEB	12			2381+	DC	X'12'		v1, v2	
00002EEC	30			2382+	DC	X'30'		v3, reserved	
00002EED	60			2383+	DC	HL1'96'		i5	
00002EEE	40			2384+	DC	x'40'		v4, RXB	
00002EEF	88			2385+	DC	X'88'			
00002EF0	E710 5030 000E		00002EA0	2387+	VST	V1,V1039		save v1 output	
00002EF6	07FB			2388+	BR	R11		return	
00002EF8				2389+RE39	DC	0F		xl16 expected result	
00002EF8				2390+	DROP	R5			
00002EF8	CCCCCCCC 88888888			2391	DC	XL16'CCCCCCCC 88888888 00000000 11111111'		result	
00002F00	00000000 11111111								
00002F08	33333333 55555555			2392	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00002F10	99999999 AAAAAAAA								
00002F18	11111111 22222222			2393	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00002F20	44444444 88888888								
00002F28	FFFFFFFF EEEEEEEE			2394	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
00002F30	DDDDDDDD BBBB BBBB								
				2395					
				2396	VRI_K	VEVAL, 96			
00002F38				2397+	DS	0FD			
00002F38		00002F38		2398+	USING	*,R5		base for test data and test routine	
00002F38	00002F80			2399+T40	DC	A(X40)		address of test routine	
00002F3C	0028			2400+	DC	H'40'		test number	
00002F3E	00			2401+	DC	X'00'			
00002F3F	60			2402+	DC	HL1'96'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002F40	E5C5E5C1 D3404040			2403+	DC	CL8'VEVAL'	instruction name		
00002F48	00002FD0			2404+	DC	A(RE40+16)	address of v2 source		
00002F4C	00002FE0			2405+	DC	A(RE40+32)	address of v3 source		
00002F50	00002FF0			2406+	DC	A(RE40+48)	address of v4 source		
00002F54	00000010			2407+	DC	A(16)	result length		
00002F58	00002FC0			2408+REA40	DC	A(RE40)	result address		
00002F60	00000000 00000000			2409+	DS	FD	gap		
00002F68	00000000 00000000			2410+V1040	DS	XL16	V1 output		
00002F70	00000000 00000000								
00002F78	00000000 00000000			2411+	DS	FD	gap		
				2412+*					
00002F80				2413+X40	DS	0F			
00002F80	B982 0011			2414+	XGR	R1, R1			
00002F84	4110 8E94		00001094	2415+	LA	R1, V1FUDGE	load v1 fudge		
00002F88	E711 0000 0006		00000000	2416+	VL	v1, 0(R1)	use v21 to test decoder		
00002F8E	E310 5010 0014		00000010	2417+	LGF	R1, V2ADDR	load v2 source		
00002F94	E721 0000 0006		00000000	2418+	VL	v2, 0(R1)	use v22 to test decoder		
00002F9A	E310 5014 0014		00000014	2419+	LGF	R1, V3ADDR	load v3 source		
00002FA0	E731 0000 0006		00000000	2420+	VL	v3, 0(R1)	use v23 to test decoder		
00002FA6	E310 5018 0014		00000018	2421+	LGF	R1, V4ADDR	load v4 source		
00002FAC	E741 0000 0006		00000000	2422+	VL	v4, 0(R1)	use v24 to test decoder		
00002FB2				2425+	DS	0H	E788 VEVAL		
00002FB2	E7			2426+	DC	X'E7'	- Vector Evaluate		
00002FB3	12			2427+	DC	X'12'	v1, v2		
00002FB4	30			2428+	DC	X'30'	v3, reserved		
00002FB5	60			2429+	DC	HL1'96'	i5		
00002FB6	40			2430+	DC	x'40'	v4, RXB		
00002FB7	88			2431+	DC	X'88'			
00002FB8	E710 5030 000E		00002F68	2433+	VST	V1, V1040	save v1 output		
00002FBE	07FB			2434+	BR	R11	return		
00002FC0				2435+RE40	DC	0F	xl16 expected result		
00002FC0				2436+	DR0P	R5			
00002FC0	CCCCCCCC 22222222			2437	DC	XL16'CCCCCCCC 22222222 88888888 22222222'	result		
00002FC8	88888888 22222222								
00002FD0	33333333 55555555			2438	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00002FD8	66666666 99999999								
00002FE0	77777777 BBBB BBBB			2439	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00002FE8	DDDDDDDD EEEEEEEE								
00002FF0	AAAAAAAA CCCCCCCC			2440	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00002FF8	33333333 55555555								
				2441					
				2442 * i5 = 97:		SEL(A, AND(B, C), XOR(B, C))			
				2443	VRI_K	VEVAL, 97			
00003000				2444+	DS	0FD			
00003000		00003000		2445+	USING	*, R5	base for test data and test routine		
00003000	00003048			2446+T41	DC	A(X41)	address of test routine		
00003004	0029			2447+	DC	H'41'	test number		
00003006	00			2448+	DC	X'00'			
00003007	61			2449+	DC	HL1'97'	i5		
00003008	E5C5E5C1 D3404040			2450+	DC	CL8'VEVAL'	instruction name		
00003010	00003098			2451+	DC	A(RE41+16)	address of v2 source		
00003014	000030A8			2452+	DC	A(RE41+32)	address of v3 source		
00003018	000030B8			2453+	DC	A(RE41+48)	address of v4 source		
0000301C	00000010			2454+	DC	A(16)	result length		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003020	00003088			2455+REA41	DC	A(RE41)	result address
00003028	00000000 00000000			2456+	DS	FD	gap
00003030	00000000 00000000			2457+V1041	DS	XL16	V1 output
00003038	00000000 00000000						
00003040	00000000 00000000			2458+	DS	FD	gap
				2459+*			
00003048				2460+X41	DS	0F	
00003048	B982 0011			2461+	XGR	R1, R1	
0000304C	4110 8E94		00001094	2462+	LA	R1, V1FUDGE	load v1 fudge
00003050	E711 0000 0006		00000000	2463+	VL	v1, 0(R1)	use v21 to test decoder
00003056	E310 5010 0014		00000010	2464+	LGF	R1, V2ADDR	load v2 source
0000305C	E721 0000 0006		00000000	2465+	VL	v2, 0(R1)	use v22 to test decoder
00003062	E310 5014 0014		00000014	2466+	LGF	R1, V3ADDR	load v3 source
00003068	E731 0000 0006		00000000	2467+	VL	v3, 0(R1)	use v23 to test decoder
0000306E	E310 5018 0014		00000018	2468+	LGF	R1, V4ADDR	load v4 source
00003074	E741 0000 0006		00000000	2469+	VL	v4, 0(R1)	use v24 to test decoder
0000307A				2472+	DS	0H	E788 VEVAL
0000307A	E7			2473+	DC	X'E7'	- Vector Evaluate
0000307B	12			2474+	DC	X'12'	v1, v2
0000307C	30			2475+	DC	X'30'	v3, reserved
0000307D	61			2476+	DC	HL1'97'	i5
0000307E	40			2477+	DC	x'40'	v4, RXB
0000307F	88			2478+	DC	X'88'	
00003080	E710 5030 000E		00003030	2480+	VST	V1, V1041	save v1 output
00003086	07FB			2481+	BR	R11	return
00003088				2482+RE41	DC	0F	xl16 expected result
00003088				2483+	DR0P	R5	
00003088	DDDDDDDD 88888888			2484	DC	XL16'DDDDDDDD 88888888 00000000 99999999'	result
00003090	00000000 99999999						
00003098	33333333 55555555			2485	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
000030A0	99999999 AAAAAAAA						
000030A8	11111111 22222222			2486	DC	XL16'11111111 22222222 44444444 88888888'	v3
000030B0	44444444 88888888						
000030B8	FFFFFFFF EEEEEEEE			2487	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
000030C0	DDDDDDDD BBBBBBBB						
				2488			
				2489	VRI_K	VEVAL, 97	
000030C8				2490+	DS	0FD	
000030C8		000030C8		2491+	USING	*, R5	base for test data and test routine
000030C8	00003110			2492+T42	DC	A(X42)	address of test routine
000030CC	002A			2493+	DC	H'42'	test number
000030CE	00			2494+	DC	X'00'	
000030CF	61			2495+	DC	HL1'97'	i5
000030D0	E5C5E5C1 D3404040			2496+	DC	CL8'VEVAL'	instruction name
000030D8	00003160			2497+	DC	A(RE42+16)	address of v2 source
000030DC	00003170			2498+	DC	A(RE42+32)	address of v3 source
000030E0	00003180			2499+	DC	A(RE42+48)	address of v4 source
000030E4	00000010			2500+	DC	A(16)	result length
000030E8	00003150			2501+REA42	DC	A(RE42)	result address
000030F0	00000000 00000000			2502+	DS	FD	gap
000030F8	00000000 00000000			2503+V1042	DS	XL16	V1 output
00003100	00000000 00000000						
00003108	00000000 00000000			2504+	DS	FD	gap
				2505+*			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00003110				2506+X42	DS	0F			
00003110	B982 0011			2507+	XGR	R1,R1			
00003114	4110 8E94		00001094	2508+	LA	R1,V1FUDGE	load v1 fudge		
00003118	E711 0000 0006		00000000	2509+	VL	v1,0(R1)	use v21 to test decoder		
0000311E	E310 5010 0014		00000010	2510+	LGF	R1,V2ADDR	load v2 source		
00003124	E721 0000 0006		00000000	2511+	VL	v2,0(R1)	use v22 to test decoder		
0000312A	E310 5014 0014		00000014	2512+	LGF	R1,V3ADDR	load v3 source		
00003130	E731 0000 0006		00000000	2513+	VL	v3,0(R1)	use v23 to test decoder		
00003136	E310 5018 0014		00000018	2514+	LGF	R1,V4ADDR	load v4 source		
0000313C	E741 0000 0006		00000000	2515+	VL	v4,0(R1)	use v24 to test decoder		
00003142				2518+	DS	0H	E788 VEVAL		
00003142	E7			2519+	DC	X'E7'	- Vector Evaluate		
00003143	12			2520+	DC	X'12'	v1, v2		
00003144	30			2521+	DC	X'30'	v3, reserved		
00003145	61			2522+	DC	HL1'97'	i5		
00003146	40			2523+	DC	x'40'	v4, RXB		
00003147	88			2524+	DC	X'88'			
00003148	E710 5030 000E		000030F8	2526+	VST	V1,V1042	save v1 output		
0000314E	07FB			2527+	BR	R11	return		
00003150				2528+RE42	DC	0F	xl16 expected result		
00003150				2529+	DROP	R5			
00003150	EEEEEEEE 22222222			2530	DC	XL16'EEEEEEEE 22222222 88888888 22222222'	result		
00003158	88888888 22222222								
00003160	33333333 55555555			2531	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00003168	66666666 99999999								
00003170	77777777 BBBB BBBB			2532	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00003178	DDDDDDDD EEEEEEEE								
00003180	AAAAAAAA CCCCCCCC			2533	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00003188	33333333 55555555								
				2534					
				2535 * i5 = 99:		SEL(A,B,XOR(B,C))			
				2536	VRI_K	VEVAL,99			
00003190				2537+	DS	0FD			
00003190		00003190		2538+	USING	*,R5	base for test data and test routine		
00003190	000031D8			2539+T43	DC	A(X43)	address of test routine		
00003194	002B			2540+	DC	H'43'	test number		
00003196	00			2541+	DC	X'00'			
00003197	63			2542+	DC	HL1'99'	i5		
00003198	E5C5E5C1 D3404040			2543+	DC	CL8'VEVAL'	instruction name		
000031A0	00003228			2544+	DC	A(RE43+16)	address of v2 source		
000031A4	00003238			2545+	DC	A(RE43+32)	address of v3 source		
000031A8	00003248			2546+	DC	A(RE43+48)	address of v4 source		
000031AC	00000010			2547+	DC	A(16)	result length		
000031B0	00003218			2548+REA43	DC	A(RE43)	result address		
000031B8	00000000 00000000			2549+	DS	FD	gap		
000031C0	00000000 00000000			2550+V1043	DS	XL16	V1 output		
000031C8	00000000 00000000								
000031D0	00000000 00000000			2551+	DS	FD	gap		
				2552+*					
000031D8				2553+X43	DS	0F			
000031D8	B982 0011			2554+	XGR	R1,R1			
000031DC	4110 8E94		00001094	2555+	LA	R1,V1FUDGE	load v1 fudge		
000031E0	E711 0000 0006		00000000	2556+	VL	v1,0(R1)	use v21 to test decoder		
000031E6	E310 5010 0014		00000010	2557+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000031EC	E721 0000 0006		00000000	2558+	VL	v2,0(R1)	use v22 to test decoder	
000031F2	E310 5014 0014		00000014	2559+	LGF	R1,V3ADDR	load v3 source	
000031F8	E731 0000 0006		00000000	2560+	VL	v3,0(R1)	use v23 to test decoder	
000031FE	E310 5018 0014		00000018	2561+	LGF	R1,V4ADDR	load v4 source	
00003204	E741 0000 0006		00000000	2562+	VL	v4,0(R1)	use v24 to test decoder	
0000320A				2565+	DS	0H	E788 VEVAL	
0000320A	E7			2566+	DC	X'E7'	- Vector Evaluate	
0000320B	12			2567+	DC	X'12'	v1, v2	
0000320C	30			2568+	DC	X'30'	v3, reserved	
0000320D	63			2569+	DC	HL1'99'	i5	
0000320E	40			2570+	DC	x'40'	v4, RXB	
0000320F	88			2571+	DC	X'88'		
00003210	E710 5030 000E		000031C0	2573+	VST	V1,V1043	save v1 output	
00003216	07FB			2574+	BR	R11	return	
00003218				2575+RE43	DC	0F	xl16 expected result	
00003218				2576+	DROP	R5		
00003218	DDDDDDDD 88888888			2577	DC	XL16'DDDDDDDD 88888888 00000000 99999999'	result	
00003220	00000000 99999999							
00003228	33333333 55555555			2578	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00003230	99999999 AAAAAAAA							
00003238	11111111 22222222			2579	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00003240	44444444 88888888							
00003248	FFFFFFFF EEEEEEEE			2580	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00003250	DDDDDDDD BBBB BBBB							
				2581				
				2582	VRI_K	VEVAL, 99		
00003258				2583+	DS	0FD		
00003258		00003258		2584+	USING	*,R5	base for test data and test routine	
00003258	000032A0			2585+T44	DC	A(X44)	address of test routine	
0000325C	002C			2586+	DC	H'44'	test number	
0000325E	00			2587+	DC	X'00'		
0000325F	63			2588+	DC	HL1'99'	i5	
00003260	E5C5E5C1 D3404040			2589+	DC	CL8'VEVAL'	instruction name	
00003268	000032F0			2590+	DC	A(RE44+16)	address of v2 source	
0000326C	00003300			2591+	DC	A(RE44+32)	address of v3 source	
00003270	00003310			2592+	DC	A(RE44+48)	address of v4 source	
00003274	00000010			2593+	DC	A(16)	result length	
00003278	000032E0			2594+REA44	DC	A(RE44)	result address	
00003280	00000000 00000000			2595+	DS	FD	gap	
00003288	00000000 00000000			2596+V1044	DS	XL16	V1 output	
00003290	00000000 00000000							
00003298	00000000 00000000			2597+	DS	FD	gap	
				2598+*				
000032A0				2599+X44	DS	0F		
000032A0	B982 0011			2600+	XGR	R1,R1		
000032A4	4110 8E94		00001094	2601+	LA	R1,V1FUDGE	load v1 fudge	
000032A8	E711 0000 0006		00000000	2602+	VL	v1,0(R1)	use v21 to test decoder	
000032AE	E310 5010 0014		00000010	2603+	LGF	R1,V2ADDR	load v2 source	
000032B4	E721 0000 0006		00000000	2604+	VL	v2,0(R1)	use v22 to test decoder	
000032BA	E310 5014 0014		00000014	2605+	LGF	R1,V3ADDR	load v3 source	
000032C0	E731 0000 0006		00000000	2606+	VL	v3,0(R1)	use v23 to test decoder	
000032C6	E310 5018 0014		00000018	2607+	LGF	R1,V4ADDR	load v4 source	
000032CC	E741 0000 0006		00000000	2608+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000032D2				2611+	DS	0H		E788 VEVAL	
000032D2	E7			2612+	DC	X'E7'		- Vector Evaluate	
000032D3	12			2613+	DC	X'12'		v1, v2	
000032D4	30			2614+	DC	X'30'		v3, reserved	
000032D5	63			2615+	DC	HL1'99'		i5	
000032D6	40			2616+	DC	x'40'		v4, RXB	
000032D7	88			2617+	DC	X'88'			
000032D8	E710 5030 000E		00003288	2619+	VST	V1,V1044		save v1 output	
000032DE	07FB			2620+	BR	R11		return	
000032E0				2621+RE44	DC	0F		xl16 expected result	
000032E0				2622+	DR0P	R5			
000032E0	FFFFFFFF 33333333			2623	DC	XL16'FFFFFFFF 33333333	CCCCCCCC	AAAAAAAA'	result
000032E8	CCCCCCCC AAAAAAAA								
000032F0	33333333 55555555			2624	DC	XL16'33333333 55555555	66666666	99999999'	v2
000032F8	66666666 99999999								
00003300	77777777 BBBB BBBB			2625	DC	XL16'77777777 BBBB BBBB	DDDDDDDD	EEEEEEEE'	v3
00003308	DDDDDDDD EEEEEEEE								
00003310	AAAAAAAA CCCCCCCC			2626	DC	XL16'AAAAAAAA CCCCCCCC	33333333	55555555'	v4
00003318	33333333 55555555								
				2627					
				2628 * i5 = 103:		SEL(A,OR(B,C),XOR(B,C))			
				2629	VRI_K	VEVAL,103			
00003320				2630+	DS	0FD			
00003320		00003320		2631+	USING	*,R5		base for test data and test routine	
00003320	00003368			2632+T45	DC	A(X45)		address of test routine	
00003324	002D			2633+	DC	H'45'		test number	
00003326	00			2634+	DC	X'00'			
00003327	67			2635+	DC	HL1'103'		i5	
00003328	E5C5E5C1 D3404040			2636+	DC	CL8'VEVAL'		instruction name	
00003330	000033B8			2637+	DC	A(RE45+16)		address of v2 source	
00003334	000033C8			2638+	DC	A(RE45+32)		address of v3 source	
00003338	000033D8			2639+	DC	A(RE45+48)		address of v4 source	
0000333C	00000010			2640+	DC	A(16)		result length	
00003340	000033A8			2641+REA45	DC	A(RE45)		result address	
00003348	00000000 00000000			2642+	DS	FD		gap	
00003350	00000000 00000000			2643+V1045	DS	XL16		V1 output	
00003358	00000000 00000000								
00003360	00000000 00000000			2644+	DS	FD		gap	
				2645+*					
00003368				2646+X45	DS	0F			
00003368	B982 0011			2647+	XGR	R1,R1			
0000336C	4110 8E94		00001094	2648+	LA	R1,V1FUDGE		load v1 fudge	
00003370	E711 0000 0006		00000000	2649+	VL	v1,0(R1)		use v21 to test decoder	
00003376	E310 5010 0014		00000010	2650+	LGF	R1,V2ADDR		load v2 source	
0000337C	E721 0000 0006		00000000	2651+	VL	v2,0(R1)		use v22 to test decoder	
00003382	E310 5014 0014		00000014	2652+	LGF	R1,V3ADDR		load v3 source	
00003388	E731 0000 0006		00000000	2653+	VL	v3,0(R1)		use v23 to test decoder	
0000338E	E310 5018 0014		00000018	2654+	LGF	R1,V4ADDR		load v4 source	
00003394	E741 0000 0006		00000000	2655+	VL	v4,0(R1)		use v24 to test decoder	
0000339A				2658+	DS	0H		E788 VEVAL	
0000339A	E7			2659+	DC	X'E7'		- Vector Evaluate	
0000339B	12			2660+	DC	X'12'		v1, v2	
0000339C	30			2661+	DC	X'30'		v3, reserved	
0000339D	67			2662+	DC	HL1'103'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000339E	40			2663+	DC	x'40'	v4, RXB
0000339F	88			2664+	DC	X'88'	
000033A0	E710 5030 000E		00003350	2666+	VST	V1,V1045	save v1 output
000033A6	07FB			2667+	BR	R11	return
000033A8				2668+RE45	DC	0F	xl16 expected result
000033A8				2669+	DROP	R5	
000033A8	FFFFFFFF CCCCCCCC			2670	DC	XL16'FFFFFFFF CCCCCCCC 99999999 BBBBBBBB'	result
000033B0	99999999 BBBBBBBB						
000033B8	33333333 55555555			2671	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
000033C0	99999999 AAAAAAAA						
000033C8	11111111 22222222			2672	DC	XL16'11111111 22222222 44444444 88888888'	v3
000033D0	44444444 88888888						
000033D8	FFFFFFFF EEEEEEEE			2673	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
000033E0	DDDDDDDD BBBBBBBB						
				2674			
				2675	VRI_K	VEVAL,103	
000033E8				2676+	DS	0FD	
000033E8		000033E8		2677+	USING	*,R5	base for test data and test routine
000033E8	00003430			2678+T46	DC	A(X46)	address of test routine
000033EC	002E			2679+	DC	H'46'	test number
000033EE	00			2680+	DC	X'00'	
000033EF	67			2681+	DC	HL1'103'	i5
000033F0	E5C5E5C1 D3404040			2682+	DC	CL8'VEVAL'	instruction name
000033F8	00003480			2683+	DC	A(RE46+16)	address of v2 source
000033FC	00003490			2684+	DC	A(RE46+32)	address of v3 source
00003400	000034A0			2685+	DC	A(RE46+48)	address of v4 source
00003404	00000010			2686+	DC	A(16)	result length
00003408	00003470			2687+REA46	DC	A(RE46)	result address
00003410	00000000 00000000			2688+	DS	FD	gap
00003418	00000000 00000000			2689+V1046	DS	XL16	V1 output
00003420	00000000 00000000						
00003428	00000000 00000000			2690+	DS	FD	gap
				2691+*			
00003430				2692+X46	DS	0F	
00003430	B982 0011			2693+	XGR	R1,R1	
00003434	4110 8E94		00001094	2694+	LA	R1,V1FUDGE	load v1 fudge
00003438	E711 0000 0006		00000000	2695+	VL	v1,0(R1)	use v21 to test decoder
0000343E	E310 5010 0014		00000010	2696+	LGF	R1,V2ADDR	load v2 source
00003444	E721 0000 0006		00000000	2697+	VL	v2,0(R1)	use v22 to test decoder
0000344A	E310 5014 0014		00000014	2698+	LGF	R1,V3ADDR	load v3 source
00003450	E731 0000 0006		00000000	2699+	VL	v3,0(R1)	use v23 to test decoder
00003456	E310 5018 0014		00000018	2700+	LGF	R1,V4ADDR	load v4 source
0000345C	E741 0000 0006		00000000	2701+	VL	v4,0(R1)	use v24 to test decoder
00003462				2704+	DS	0H	E788 VEVAL
00003462	E7			2705+	DC	X'E7'	- Vector Evaluate
00003463	12			2706+	DC	X'12'	v1, v2
00003464	30			2707+	DC	X'30'	v3, reserved
00003465	67			2708+	DC	HL1'103'	i5
00003466	40			2709+	DC	x'40'	v4, RXB
00003467	88			2710+	DC	X'88'	
00003468	E710 5030 000E		00003418	2712+	VST	V1,V1046	save v1 output
0000346E	07FB			2713+	BR	R11	return
00003470				2714+RE46	DC	0F	xl16 expected result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00003470				2715+	DROP	R5			
00003470	FFFFFFFF 77777777			2716	DC	XL16'	FFFFFFFF 77777777 EEEEEEEE BBBB BBBB'	result	
00003478	EEEEEEEE BBBB BBBB								
00003480	33333333 55555555			2717	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00003488	66666666 99999999								
00003490	77777777 BBBB BBBB			2718	DC	XL16'	77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00003498	DDDDDDDD EEEEEEEE								
000034A0	AAAAAAAA CCCCCCCC			2719	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
000034A8	33333333 55555555								
				2720					
				2721					
				2722	* Row 13				
				2723	* i5 = 104:				
				2724	VRI_K	VEVAL, 104			
000034B0				2725+	DS	0FD			
000034B0		000034B0		2726+	USING	*, R5		base for test data and test routine	
000034B0	000034F8			2727+T47	DC	A(X47)		address of test routine	
000034B4	002F			2728+	DC	H'47'		test number	
000034B6	00			2729+	DC	X'00'			
000034B7	68			2730+	DC	HL1'104'		i5	
000034B8	E5C5E5C1 D3404040			2731+	DC	CL8'VEVAL'		instruction name	
000034C0	00003548			2732+	DC	A(RE47+16)		address of v2 source	
000034C4	00003558			2733+	DC	A(RE47+32)		address of v3 source	
000034C8	00003568			2734+	DC	A(RE47+48)		address of v4 source	
000034CC	00000010			2735+	DC	A(16)		result length	
000034D0	00003538			2736+REA47	DC	A(RE47)		result address	
000034D8	00000000 00000000			2737+	DS	FD		gap	
000034E0	00000000 00000000			2738+V1047	DS	XL16		V1 output	
000034E8	00000000 00000000								
000034F0	00000000 00000000			2739+	DS	FD		gap	
				2740+*					
000034F8				2741+X47	DS	0F			
000034F8	B982 0011			2742+	XGR	R1, R1			
000034FC	4110 8E94		00001094	2743+	LA	R1, V1FUDGE		load v1 fudge	
00003500	E711 0000 0006		00000000	2744+	VL	v1, 0(R1)		use v21 to test decoder	
00003506	E310 5010 0014		00000010	2745+	LGF	R1, V2ADDR		load v2 source	
0000350C	E721 0000 0006		00000000	2746+	VL	v2, 0(R1)		use v22 to test decoder	
00003512	E310 5014 0014		00000014	2747+	LGF	R1, V3ADDR		load v3 source	
00003518	E731 0000 0006		00000000	2748+	VL	v3, 0(R1)		use v23 to test decoder	
0000351E	E310 5018 0014		00000018	2749+	LGF	R1, V4ADDR		load v4 source	
00003524	E741 0000 0006		00000000	2750+	VL	v4, 0(R1)		use v24 to test decoder	
0000352A				2753+	DS	0H		E788 VEVAL	
0000352A	E7			2754+	DC	X'E7'		- Vector Evaluate	
0000352B	12			2755+	DC	X'12'		v1, v2	
0000352C	30			2756+	DC	X'30'		v3, reserved	
0000352D	68			2757+	DC	HL1'104'		i5	
0000352E	40			2758+	DC	x'40'		v4, RXB	
0000352F	88			2759+	DC	X'88'			
00003530	E710 5030 000E		000034E0	2761+	VST	V1, V1047		save v1 output	
00003536	07FB			2762+	BR	R11		return	
00003538				2763+RE47	DC	0F		xl16 expected result	
00003538				2764+	DROP	R5			
00003538	CCCCCCCC 99999999			2765	DC	XL16'	CCCCCCCC 99999999 00000000 11111111'	result	
00003540	00000000 11111111								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00003548	33333333	55555555		2766	DC	XL16'	33333333 55555555 99999999	AAAAAAA'	v2
00003550	99999999	AAAAAAA							
00003558	11111111	22222222		2767	DC	XL16'	11111111 22222222 44444444	88888888'	v3
00003560	44444444	88888888							
00003568	FFFFFFFF	EEEEEEEE		2768	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD	BBBBBBBB'	v4
00003570	DDDDDDDD	BBBBBBBB							
				2769					
				2770	VRI_K	VEVAL, 104			
00003578				2771+	DS	0FD			
00003578			00003578	2772+	USING	*, R5		base for test data and test routine	
00003578	000035C0			2773+T48	DC	A(X48)		address of test routine	
0000357C	0030			2774+	DC	H'48'		test number	
0000357E	00			2775+	DC	X'00'			
0000357F	68			2776+	DC	HL1'104'		i5	
00003580	E5C5E5C1	D3404040		2777+	DC	CL8'VEVAL'		instruction name	
00003588	00003610			2778+	DC	A(RE48+16)		address of v2 source	
0000358C	00003620			2779+	DC	A(RE48+32)		address of v3 source	
00003590	00003630			2780+	DC	A(RE48+48)		address of v4 source	
00003594	00000010			2781+	DC	A(16)		result length	
00003598	00003600			2782+REA48	DC	A(RE48)		result address	
000035A0	00000000	00000000		2783+	DS	FD		gap	
000035A8	00000000	00000000		2784+V1048	DS	XL16		V1 output	
000035B0	00000000	00000000							
000035B8	00000000	00000000		2785+	DS	FD		gap	
				2786+*					
000035C0				2787+X48	DS	0F			
000035C0	B982 0011			2788+	XGR	R1, R1			
000035C4	4110 8E94		00001094	2789+	LA	R1, V1FUDGE		load v1 fudge	
000035C8	E711 0000 0006		00000000	2790+	VL	v1, 0(R1)		use v21 to test decoder	
000035CE	E310 5010 0014		00000010	2791+	LGF	R1, V2ADDR		load v2 source	
000035D4	E721 0000 0006		00000000	2792+	VL	v2, 0(R1)		use v22 to test decoder	
000035DA	E310 5014 0014		00000014	2793+	LGF	R1, V3ADDR		load v3 source	
000035E0	E731 0000 0006		00000000	2794+	VL	v3, 0(R1)		use v23 to test decoder	
000035E6	E310 5018 0014		00000018	2795+	LGF	R1, V4ADDR		load v4 source	
000035EC	E741 0000 0006		00000000	2796+	VL	v4, 0(R1)		use v24 to test decoder	
000035F2				2799+	DS	0H		E788 VEVAL	
000035F2	E7			2800+	DC	X'E7'		- Vector Evaluate	
000035F3	12			2801+	DC	X'12'		v1, v2	
000035F4	30			2802+	DC	X'30'		v3, reserved	
000035F5	68			2803+	DC	HL1'104'		i5	
000035F6	40			2804+	DC	x'40'		v4, RXB	
000035F7	88			2805+	DC	X'88'			
000035F8	E710 5030 000E		000035A8	2807+	VST	V1, V1048		save v1 output	
000035FE	07FB			2808+	BR	R11		return	
00003600				2809+RE48	DC	0F		xl16 expected result	
00003600				2810+	DROP	R5			
00003600	CCCCCCCC	22222222		2811	DC	XL16'	CCCCCCCC 22222222 88888888	22222222'	result
00003608	88888888	22222222							
00003610	33333333	55555555		2812	DC	XL16'	33333333 55555555 66666666	99999999'	v2
00003618	66666666	99999999							
00003620	77777777	BBBBBBBB		2813	DC	XL16'	77777777 BBBBBBBB DDDDDDDD	EEEEEEEE'	v3
00003628	DDDDDDDD	EEEEEEEE							
00003630	AAAAAAA	CCCCCCC		2814	DC	XL16'	AAAAAAA CCCCCC 33333333	55555555'	v4
00003638	33333333	55555555							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				2815	
				2816 * i5 = 105:	XOR(A, B, C)
				2817	VRI_K VEVAL, 105
00003640				2818+	DS 0FD
00003640		00003640		2819+	USING *, R5
00003640	00003688			2820+T49	DC A(X49)
00003644	0031			2821+	DC H'49'
00003646	00			2822+	DC X'00'
00003647	69			2823+	DC HL1'105'
00003648	E5C5E5C1 D3404040			2824+	DC CL8'VEVAL'
00003650	000036D8			2825+	DC A(RE49+16)
00003654	000036E8			2826+	DC A(RE49+32)
00003658	000036F8			2827+	DC A(RE49+48)
0000365C	00000010			2828+	DC A(16)
00003660	000036C8			2829+REA49	DC A(RE49)
00003668	00000000 00000000			2830+	DS FD
00003670	00000000 00000000			2831+V1049	DS XL16
00003678	00000000 00000000				
00003680	00000000 00000000			2832+	DS FD
				2833+*	
00003688				2834+X49	DS 0F
00003688	B982 0011			2835+	XGR R1, R1
0000368C	4110 8E94		00001094	2836+	LA R1, V1FUDGE
00003690	E711 0000 0006		00000000	2837+	VL v1, 0(R1)
00003696	E310 5010 0014		00000010	2838+	LGF R1, V2ADDR
0000369C	E721 0000 0006		00000000	2839+	VL v2, 0(R1)
000036A2	E310 5014 0014		00000014	2840+	LGF R1, V3ADDR
000036A8	E731 0000 0006		00000000	2841+	VL v3, 0(R1)
000036AE	E310 5018 0014		00000018	2842+	LGF R1, V4ADDR
000036B4	E741 0000 0006		00000000	2843+	VL v4, 0(R1)
000036BA				2846+	DS 0H
000036BA	E7			2847+	DC X'E7'
000036BB	12			2848+	DC X'12'
000036BC	30			2849+	DC X'30'
000036BD	69			2850+	DC HL1'105'
000036BE	40			2851+	DC x'40'
000036BF	88			2852+	DC X'88'
000036C0	E710 5030 000E		00003670	2854+	VST V1, V1049
000036C6	07FB			2855+	BR R11
000036C8				2856+RE49	DC 0F
000036C8				2857+	DROP R5
000036C8	DDDDDDDD 99999999			2858	DC XL16'DDDDDDDD 99999999 00000000 99999999'
000036D0	00000000 99999999				
000036D8	33333333 55555555			2859	DC XL16'33333333 55555555 99999999 AAAAAAAA'
000036E0	99999999 AAAAAAAA				
000036E8	11111111 22222222			2860	DC XL16'11111111 22222222 44444444 88888888'
000036F0	44444444 88888888				
000036F8	FFFFFFFF EEEEEEEE			2861	DC XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'
00003700	DDDDDDDD BBBBBBBB				
				2862	
				2863	VRI_K VEVAL, 105
00003708				2864+	DS 0FD
00003708		00003708		2865+	USING *, R5
00003708	00003750			2866+T50	DC A(X50)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000370C	0032			2867+	DC	H'50'		test number	
0000370E	00			2868+	DC	X'00'			
0000370F	69			2869+	DC	HL1'105'		i5	
00003710	E5C5E5C1 D3404040			2870+	DC	CL8'VEVAL'		instruction name	
00003718	000037A0			2871+	DC	A(RE50+16)		address of v2 source	
0000371C	000037B0			2872+	DC	A(RE50+32)		address of v3 source	
00003720	000037C0			2873+	DC	A(RE50+48)		address of v4 source	
00003724	00000010			2874+	DC	A(16)		result length	
00003728	00003790			2875+REA50	DC	A(RE50)		result address	
00003730	00000000 00000000			2876+	DS	FD		gap	
00003738	00000000 00000000			2877+V1050	DS	XL16		V1 output	
00003740	00000000 00000000								
00003748	00000000 00000000			2878+	DS	FD		gap	
				2879+*					
00003750				2880+X50	DS	0F			
00003750	B982 0011			2881+	XGR	R1,R1			
00003754	4110 8E94		00001094	2882+	LA	R1,V1FUDGE		load v1 fudge	
00003758	E711 0000 0006		00000000	2883+	VL	v1,0(R1)		use v21 to test decoder	
0000375E	E310 5010 0014		00000010	2884+	LGF	R1,V2ADDR		load v2 source	
00003764	E721 0000 0006		00000000	2885+	VL	v2,0(R1)		use v22 to test decoder	
0000376A	E310 5014 0014		00000014	2886+	LGF	R1,V3ADDR		load v3 source	
00003770	E731 0000 0006		00000000	2887+	VL	v3,0(R1)		use v23 to test decoder	
00003776	E310 5018 0014		00000018	2888+	LGF	R1,V4ADDR		load v4 source	
0000377C	E741 0000 0006		00000000	2889+	VL	v4,0(R1)		use v24 to test decoder	
00003782				2892+	DS	0H		E788 VEVAL	
00003782	E7			2893+	DC	X'E7'		- Vector Evaluate	
00003783	12			2894+	DC	X'12'		v1, v2	
00003784	30			2895+	DC	X'30'		v3, reserved	
00003785	69			2896+	DC	HL1'105'		i5	
00003786	40			2897+	DC	x'40'		v4, RXB	
00003787	88			2898+	DC	X'88'			
00003788	E710 5030 000E		00003738	2900+	VST	V1,V1050		save v1 output	
0000378E	07FB			2901+	BR	R11		return	
00003790				2902+RE50	DC	0F		xl16 expected result	
00003790				2903+	DROP	R5			
00003790	EEEEEEEE 22222222			2904	DC	XL16'EEEEEEEE 22222222 88888888 22222222'		result	
00003798	88888888 22222222								
000037A0	33333333 55555555			2905	DC	XL16'33333333 55555555 66666666 99999999'		v2	
000037A8	66666666 99999999								
000037B0	77777777 BBBB BBBB			2906	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
000037B8	DDDDDDDD EEEEEEEE								
000037C0	AAAAAAAA CCCCCCCC			2907	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
000037C8	33333333 55555555								
				2908					
				2909 * i5 = 111:		OR(A,XOR(B,C))			
				2910	VRI_K	VEVAL,111			
000037D0				2911+	DS	0FD			
000037D0		000037D0		2912+	USING	*,R5		base for test data and test routine	
000037D0	00003818			2913+T51	DC	A(X51)		address of test routine	
000037D4	0033			2914+	DC	H'51'		test number	
000037D6	00			2915+	DC	X'00'			
000037D7	6F			2916+	DC	HL1'111'		i5	
000037D8	E5C5E5C1 D3404040			2917+	DC	CL8'VEVAL'		instruction name	
000037E0	00003868			2918+	DC	A(RE51+16)		address of v2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000037E4	00003878			2919+	DC	A(RE51+32)	address of v3 source		
000037E8	00003888			2920+	DC	A(RE51+48)	address of v4 source		
000037EC	00000010			2921+	DC	A(16)	result length		
000037F0	00003858			2922+REA51	DC	A(RE51)	result address		
000037F8	00000000 00000000			2923+	DS	FD	gap		
00003800	00000000 00000000			2924+V1051	DS	XL16	V1 output		
00003808	00000000 00000000								
00003810	00000000 00000000			2925+	DS	FD	gap		
				2926+*					
00003818				2927+X51	DS	0F			
00003818	B982 0011			2928+	XGR	R1, R1			
0000381C	4110 8E94		00001094	2929+	LA	R1, V1FUDGE	load v1 fudge		
00003820	E711 0000 0006		00000000	2930+	VL	v1, 0(R1)	use v21 to test decoder		
00003826	E310 5010 0014		00000010	2931+	LGF	R1, V2ADDR	load v2 source		
0000382C	E721 0000 0006		00000000	2932+	VL	v2, 0(R1)	use v22 to test decoder		
00003832	E310 5014 0014		00000014	2933+	LGF	R1, V3ADDR	load v3 source		
00003838	E731 0000 0006		00000000	2934+	VL	v3, 0(R1)	use v23 to test decoder		
0000383E	E310 5018 0014		00000018	2935+	LGF	R1, V4ADDR	load v4 source		
00003844	E741 0000 0006		00000000	2936+	VL	v4, 0(R1)	use v24 to test decoder		
0000384A				2939+	DS	0H	E788 VEVAL		
0000384A	E7			2940+	DC	X'E7'	- Vector Evaluate		
0000384B	12			2941+	DC	X'12'	v1, v2		
0000384C	30			2942+	DC	X'30'	v3, reserved		
0000384D	6F			2943+	DC	HL1'111'	i5		
0000384E	40			2944+	DC	x'40'	v4, RXB		
0000384F	88			2945+	DC	X'88'			
00003850	E710 5030 000E		00003800	2947+	VST	V1, V1051	save v1 output		
00003856	07FB			2948+	BR	R11	return		
00003858				2949+RE51	DC	0F	xl16 expected result		
00003858				2950+	DR0P	R5			
00003858	FFFFFFFF DDDDDDDD			2951	DC	XL16'FFFFFFFF DDDDDDDD 99999999 BBBBBBBB'	result		
00003860	99999999 BBBBBBBB								
00003868	33333333 55555555			2952	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00003870	99999999 AAAAAAAA								
00003878	11111111 22222222			2953	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00003880	44444444 88888888								
00003888	FFFFFFFF EEEEEEEE			2954	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00003890	DDDDDDDD BBBBBBBB								
				2955					
00003898				2956	VRI_K	VEVAL, 111			
00003898		00003898		2957+	DS	0FD			
00003898	000038E0			2958+	USING	*, R5	base for test data and test routine		
00003898	0034			2959+T52	DC	A(X52)	address of test routine		
0000389C	00			2960+	DC	H'52'	test number		
0000389E	00			2961+	DC	X'00'			
0000389F	6F			2962+	DC	HL1'111'	i5		
000038A0	E5C5E5C1 D3404040			2963+	DC	CL8'VEVAL'	instruction name		
000038A8	00003930			2964+	DC	A(RE52+16)	address of v2 source		
000038AC	00003940			2965+	DC	A(RE52+32)	address of v3 source		
000038B0	00003950			2966+	DC	A(RE52+48)	address of v4 source		
000038B4	00000010			2967+	DC	A(16)	result length		
000038B8	00003920			2968+REA52	DC	A(RE52)	result address		
000038C0	00000000 00000000			2969+	DS	FD	gap		
000038C8	00000000 00000000			2970+V1052	DS	XL16	V1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000038D0	00000000 00000000								
000038D8	00000000 00000000			2971+	DS	FD	gap		
				2972+*					
000038E0				2973+X52	DS	0F			
000038E0	B982 0011			2974+	XGR	R1,R1			
000038E4	4110 8E94		00001094	2975+	LA	R1,V1FUDGE	load v1 fudge		
000038E8	E711 0000 0006		00000000	2976+	VL	v1,0(R1)	use v21 to test decoder		
000038EE	E310 5010 0014		00000010	2977+	LGF	R1,V2ADDR	load v2 source		
000038F4	E721 0000 0006		00000000	2978+	VL	v2,0(R1)	use v22 to test decoder		
000038FA	E310 5014 0014		00000014	2979+	LGF	R1,V3ADDR	load v3 source		
00003900	E731 0000 0006		00000000	2980+	VL	v3,0(R1)	use v23 to test decoder		
00003906	E310 5018 0014		00000018	2981+	LGF	R1,V4ADDR	load v4 source		
0000390C	E741 0000 0006		00000000	2982+	VL	v4,0(R1)	use v24 to test decoder		
00003912				2985+	DS	0H	E788 VEVAL		
00003912	E7			2986+	DC	X'E7'	- Vector Evaluate		
00003913	12			2987+	DC	X'12'	v1, v2		
00003914	30			2988+	DC	X'30'	v3, reserved		
00003915	6F			2989+	DC	HL1'111'	i5		
00003916	40			2990+	DC	x'40'	v4, RXB		
00003917	88			2991+	DC	X'88'			
00003918	E710 5030 000E		000038C8	2993+	VST	V1,V1052	save v1 output		
0000391E	07FB			2994+	BR	R11	return		
00003920				2995+RE52	DC	0F	xl16 expected result		
00003920				2996+	DROP	R5			
00003920	FFFFFFFF 77777777			2997	DC	XL16'FFFFFFFF 77777777 EEEEEEEE BBBBBBBB'	result		
00003928	EEEEEEEE BBBBBBBB								
00003930	33333333 55555555			2998	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00003938	66666666 99999999								
00003940	77777777 BBBBBBBB			2999	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
00003948	DDDDDDDD EEEEEEEE								
00003950	AAAAAAAA CCCCCCCC			3000	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00003958	33333333 55555555								
				3001					
				3002					
				3003 * Row 14					
				3004 * i5 = 112:		NOR(A,NOR(B,C))			
				3005	VRI_K	VEVAL,112			
00003960				3006+	DS	0FD			
00003960		00003960		3007+	USING	*,R5	base for test data and test routine		
00003960	000039A8			3008+T53	DC	A(X53)	address of test routine		
00003964	0035			3009+	DC	H'53'	test number		
00003966	00			3010+	DC	X'00'			
00003967	70			3011+	DC	HL1'112'	i5		
00003968	E5C5E5C1 D3404040			3012+	DC	CL8'VEVAL'	instruction name		
00003970	000039F8			3013+	DC	A(RE53+16)	address of v2 source		
00003974	00003A08			3014+	DC	A(RE53+32)	address of v3 source		
00003978	00003A18			3015+	DC	A(RE53+48)	address of v4 source		
0000397C	00000010			3016+	DC	A(16)	result length		
00003980	000039E8			3017+REA53	DC	A(RE53)	result address		
00003988	00000000 00000000			3018+	DS	FD	gap		
00003990	00000000 00000000			3019+V1053	DS	XL16	V1 output		
00003998	00000000 00000000								
000039A0	00000000 00000000			3020+	DS	FD	gap		
				3021+*					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000039A8				3022+X53	DS	0F	
000039A8	B982 0011			3023+	XGR	R1, R1	
000039AC	4110 8E94		00001094	3024+	LA	R1, V1FUDGE	load v1 fudge
000039B0	E711 0000 0006		00000000	3025+	VL	v1, 0(R1)	use v21 to test decoder
000039B6	E310 5010 0014		00000010	3026+	LGF	R1, V2ADDR	load v2 source
000039BC	E721 0000 0006		00000000	3027+	VL	v2, 0(R1)	use v22 to test decoder
000039C2	E310 5014 0014		00000014	3028+	LGF	R1, V3ADDR	load v3 source
000039C8	E731 0000 0006		00000000	3029+	VL	v3, 0(R1)	use v23 to test decoder
000039CE	E310 5018 0014		00000018	3030+	LGF	R1, V4ADDR	load v4 source
000039D4	E741 0000 0006		00000000	3031+	VL	v4, 0(R1)	use v24 to test decoder
000039DA				3034+	DS	0H	E788 VEVAL
000039DA	E7			3035+	DC	X'E7'	- Vector Evaluate
000039DB	12			3036+	DC	X'12'	v1, v2
000039DC	30			3037+	DC	X'30'	v3, reserved
000039DD	70			3038+	DC	HL1'112'	i5
000039DE	40			3039+	DC	x'40'	v4, RXB
000039DF	88			3040+	DC	X'88'	
000039E0	E710 5030 000E		00003990	3042+	VST	V1, V1053	save v1 output
000039E6	07FB			3043+	BR	R11	return
000039E8				3044+RE53	DC	0F	xl16 expected result
000039E8				3045+	DROP	R5	
000039E8	CCCCCCCC AAAAAAAAAA			3046	DC	XL16'CCCCCCCC AAAAAAAAAA 44444444 11111111'	result
000039F0	44444444 11111111						
000039F8	33333333 55555555			3047	DC	XL16'33333333 55555555 99999999 AAAAAAAAAA'	v2
00003A00	99999999 AAAAAAAAAA						
00003A08	11111111 22222222			3048	DC	XL16'11111111 22222222 44444444 88888888'	v3
00003A10	44444444 88888888						
00003A18	FFFFFFFF EEEEEEEE			3049	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00003A20	DDDDDDDD BBBB BBBB						
00003A28				3050			
00003A28				3051	VRI_K	VEVAL, 112	
00003A28		00003A28		3052+	DS	0FD	
00003A28	00003A70			3053+	USING	*, R5	base for test data and test routine
00003A2C	0036			3054+T54	DC	A(X54)	address of test routine
00003A2E	00			3055+	DC	H'54'	test number
00003A2F	70			3056+	DC	X'00'	
00003A30	E5C5E5C1 D3404040			3057+	DC	HL1'112'	i5
00003A38	00003AC0			3058+	DC	CL8'VEVAL'	instruction name
00003A3C	00003AD0			3059+	DC	A(RE54+16)	address of v2 source
00003A40	00003AE0			3060+	DC	A(RE54+32)	address of v3 source
00003A44	00000010			3061+	DC	A(RE54+48)	address of v4 source
00003A48	00003AB0			3062+	DC	A(16)	result length
00003A48	00003AB0			3063+REA54	DC	A(RE54)	result address
00003A50	00000000 00000000			3064+	DS	FD	gap
00003A58	00000000 00000000			3065+V1054	DS	XL16	V1 output
00003A60	00000000 00000000						
00003A68	00000000 00000000			3066+	DS	FD	gap
00003A70				3067+*			
00003A70	B982 0011			3068+X54	DS	0F	
00003A70	B982 0011			3069+	XGR	R1, R1	
00003A74	4110 8E94		00001094	3070+	LA	R1, V1FUDGE	load v1 fudge
00003A78	E711 0000 0006		00000000	3071+	VL	v1, 0(R1)	use v21 to test decoder
00003A7E	E310 5010 0014		00000010	3072+	LGF	R1, V2ADDR	load v2 source
00003A84	E721 0000 0006		00000000	3073+	VL	v2, 0(R1)	use v22 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00003A8A	E310 5014 0014		00000014	3074+	LGF	R1,V3ADDR	load v3 source	
00003A90	E731 0000 0006		00000000	3075+	VL	v3,0(R1)	use v23 to test decoder	
00003A96	E310 5018 0014		00000018	3076+	LGF	R1,V4ADDR	load v4 source	
00003A9C	E741 0000 0006		00000000	3077+	VL	v4,0(R1)	use v24 to test decoder	
00003AA2				3080+	DS	0H	E788 VEVAL	
00003AA2	E7			3081+	DC	X'E7'	- Vector Evaluate	
00003AA3	12			3082+	DC	X'12'	v1, v2	
00003AA4	30			3083+	DC	X'30'	v3, reserved	
00003AA5	70			3084+	DC	HL1'112'	i5	
00003AA6	40			3085+	DC	x'40'	v4, RXB	
00003AA7	88			3086+	DC	X'88'		
00003AA8	E710 5030 000E		00003A58	3088+	VST	V1,V1054	save v1 output	
00003AAE	07FB			3089+	BR	R11	return	
00003AB0				3090+RE54	DC	0F	xl16 expected result	
00003AB0				3091+	DR0P	R5		
00003AB0	CCCCCCCC	AAAAAAAA		3092	DC	XL16'CCCCCCCC AAAAAAAAAA 99999999 66666666'	result	
00003AB8	99999999	66666666						
00003AC0	33333333	55555555		3093	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00003AC8	66666666	99999999						
00003AD0	77777777	BBBBBBBB		3094	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00003AD8	DDDDDDDD	EEEEEEEE						
00003AE0	AAAAAAAA	CCCCCCCC		3095	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00003AE8	33333333	55555555						
				3096				
				3097 * i5 = 113:		SEL(A,AND(B,C),OR(B,C))		
				3098	VRI_K	VEVAL,113		
00003AF0				3099+	DS	0FD		
00003AF0		00003AF0		3100+	USING	*,R5	base for test data and test routine	
00003AF0	00003B38			3101+T55	DC	A(X55)	address of test routine	
00003AF4	0037			3102+	DC	H'55'	test number	
00003AF6	00			3103+	DC	X'00'		
00003AF7	71			3104+	DC	HL1'113'	i5	
00003AF8	E5C5E5C1	D3404040		3105+	DC	CL8'VEVAL'	instruction name	
00003B00	00003B88			3106+	DC	A(RE55+16)	address of v2 source	
00003B04	00003B98			3107+	DC	A(RE55+32)	address of v3 source	
00003B08	00003BA8			3108+	DC	A(RE55+48)	address of v4 source	
00003B0C	00000010			3109+	DC	A(16)	result length	
00003B10	00003B78			3110+REA55	DC	A(RE55)	result address	
00003B18	00000000	00000000		3111+	DS	FD	gap	
00003B20	00000000	00000000		3112+V1055	DS	XL16	V1 output	
00003B28	00000000	00000000						
00003B30	00000000	00000000		3113+	DS	FD	gap	
				3114+*				
00003B38				3115+X55	DS	0F		
00003B38	B982 0011			3116+	XGR	R1,R1		
00003B3C	4110 8E94		00001094	3117+	LA	R1,V1FUDGE	load v1 fudge	
00003B40	E711 0000 0006		00000000	3118+	VL	v1,0(R1)	use v21 to test decoder	
00003B46	E310 5010 0014		00000010	3119+	LGF	R1,V2ADDR	load v2 source	
00003B4C	E721 0000 0006		00000000	3120+	VL	v2,0(R1)	use v22 to test decoder	
00003B52	E310 5014 0014		00000014	3121+	LGF	R1,V3ADDR	load v3 source	
00003B58	E731 0000 0006		00000000	3122+	VL	v3,0(R1)	use v23 to test decoder	
00003B5E	E310 5018 0014		00000018	3123+	LGF	R1,V4ADDR	load v4 source	
00003B64	E741 0000 0006		00000000	3124+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003B6A				3127+	DS	0H	E788 VEVAL
00003B6A	E7			3128+	DC	X'E7'	- Vector Evaluate
00003B6B	12			3129+	DC	X'12'	v1, v2
00003B6C	30			3130+	DC	X'30'	v3, reserved
00003B6D	71			3131+	DC	HL1'113'	i5
00003B6E	40			3132+	DC	x'40'	v4, RXB
00003B6F	88			3133+	DC	X'88'	
00003B70	E710 5030 000E		00003B20	3135+	VST	V1,V1055	save v1 output
00003B76	07FB			3136+	BR	R11	return
00003B78				3137+RE55	DC	0F	xl16 expected result
00003B78				3138+	DR0P	R5	
00003B78	DDDDDDDD AAAAAAAA			3139	DC	XL16'DDDDDDDD AAAAAAAA 44444444 99999999'	result
00003B80	44444444 99999999						
00003B88	33333333 55555555			3140	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00003B90	99999999 AAAAAAAA						
00003B98	11111111 22222222			3141	DC	XL16'11111111 22222222 44444444 88888888'	v3
00003BA0	44444444 88888888						
00003BA8	FFFFFFFF EEEEEEEE			3142	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
00003BB0	DDDDDDDD BBBBBBBB						
				3143			
				3144	VRI_K	VEVAL, 113	
00003BB8				3145+	DS	0FD	
00003BB8		00003BB8		3146+	USING	*, R5	base for test data and test routine
00003BB8	00003C00			3147+T56	DC	A(X56)	address of test routine
00003BBC	0038			3148+	DC	H'56'	test number
00003BBE	00			3149+	DC	X'00'	
00003BBF	71			3150+	DC	HL1'113'	i5
00003BC0	E5C5E5C1 D3404040			3151+	DC	CL8'VEVAL'	instruction name
00003BC8	00003C50			3152+	DC	A(RE56+16)	address of v2 source
00003BCC	00003C60			3153+	DC	A(RE56+32)	address of v3 source
00003BD0	00003C70			3154+	DC	A(RE56+48)	address of v4 source
00003BD4	00000010			3155+	DC	A(16)	result length
00003BD8	00003C40			3156+REA56	DC	A(RE56)	result address
00003BE0	00000000 00000000			3157+	DS	FD	gap
00003BE8	00000000 00000000			3158+V1056	DS	XL16	V1 output
00003BF0	00000000 00000000						
00003BF8	00000000 00000000			3159+	DS	FD	gap
				3160+*			
00003C00				3161+X56	DS	0F	
00003C00	B982 0011			3162+	XGR	R1, R1	
00003C04	4110 8E94		00001094	3163+	LA	R1, V1FUDGE	load v1 fudge
00003C08	E711 0000 0006		00000000	3164+	VL	v1, 0(R1)	use v21 to test decoder
00003C0E	E310 5010 0014		00000010	3165+	LGF	R1, V2ADDR	load v2 source
00003C14	E721 0000 0006		00000000	3166+	VL	v2, 0(R1)	use v22 to test decoder
00003C1A	E310 5014 0014		00000014	3167+	LGF	R1, V3ADDR	load v3 source
00003C20	E731 0000 0006		00000000	3168+	VL	v3, 0(R1)	use v23 to test decoder
00003C26	E310 5018 0014		00000018	3169+	LGF	R1, V4ADDR	load v4 source
00003C2C	E741 0000 0006		00000000	3170+	VL	v4, 0(R1)	use v24 to test decoder
00003C32				3173+	DS	0H	E788 VEVAL
00003C32	E7			3174+	DC	X'E7'	- Vector Evaluate
00003C33	12			3175+	DC	X'12'	v1, v2
00003C34	30			3176+	DC	X'30'	v3, reserved
00003C35	71			3177+	DC	HL1'113'	i5
00003C36	40			3178+	DC	x'40'	v4, RXB

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00003C37	88			3179+	DC	X'88'			
00003C38	E710 5030 000E		00003BE8	3181+	VST	V1,V1056	save v1 output		
00003C3E	07FB			3182+	BR	R11	return		
00003C40				3183+RE56	DC	0F	xl16 expected result		
00003C40				3184+	DR0P	R5			
00003C40	EEEEEEEE AAAAAAAA			3185	DC	XL16'EEEEEEEE AAAAAAAA 99999999 66666666'	result		
00003C48	99999999 66666666								
00003C50	33333333 55555555			3186	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00003C58	66666666 99999999								
00003C60	77777777 BBBB BBBB			3187	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00003C68	DDDDDDDD EEEEEEEE								
00003C70	AAAAAAA CCCCCCCC			3188	DC	XL16'AAAAAAA CCCCCCCC 33333333 55555555'	v4		
00003C78	33333333 55555555								
				3189					
				3190 * i5 = 115:		SEL(A,B,OR(B,C))			
				3191	VRI_K	VEVAL,115			
00003C80				3192+	DS	0FD			
00003C80		00003C80		3193+	USING	*,R5	base for test data and test routine		
00003C80	00003CC8			3194+T57	DC	A(X57)	address of test routine		
00003C84	0039			3195+	DC	H'57'	test number		
00003C86	00			3196+	DC	X'00'			
00003C87	73			3197+	DC	HL1'115'	i5		
00003C88	E5C5E5C1 D3404040			3198+	DC	CL8'VEVAL'	instruction name		
00003C90	00003D18			3199+	DC	A(RE57+16)	address of v2 source		
00003C94	00003D28			3200+	DC	A(RE57+32)	address of v3 source		
00003C98	00003D38			3201+	DC	A(RE57+48)	address of v4 source		
00003C9C	00000010			3202+	DC	A(16)	result length		
00003CA0	00003D08			3203+REA57	DC	A(RE57)	result address		
00003CA8	00000000 00000000			3204+	DS	FD	gap		
00003CB0	00000000 00000000			3205+V1057	DS	XL16	V1 output		
00003CB8	00000000 00000000								
00003CC0	00000000 00000000			3206+	DS	FD	gap		
				3207+*					
00003CC8				3208+X57	DS	0F			
00003CC8	B982 0011			3209+	XGR	R1,R1			
00003CCC	4110 8E94		00001094	3210+	LA	R1,V1FUDGE	load v1 fudge		
00003CD0	E711 0000 0006		00000000	3211+	VL	v1,0(R1)	use v21 to test decoder		
00003CD6	E310 5010 0014		00000010	3212+	LGF	R1,V2ADDR	load v2 source		
00003CDC	E721 0000 0006		00000000	3213+	VL	v2,0(R1)	use v22 to test decoder		
00003CE2	E310 5014 0014		00000014	3214+	LGF	R1,V3ADDR	load v3 source		
00003CE8	E731 0000 0006		00000000	3215+	VL	v3,0(R1)	use v23 to test decoder		
00003CEE	E310 5018 0014		00000018	3216+	LGF	R1,V4ADDR	load v4 source		
00003CF4	E741 0000 0006		00000000	3217+	VL	v4,0(R1)	use v24 to test decoder		
00003CFA				3220+	DS	0H	E788 VEVAL		
00003CFA	E7			3221+	DC	X'E7'	- Vector Evaluate		
00003CFB	12			3222+	DC	X'12'	v1, v2		
00003CFC	30			3223+	DC	X'30'	v3, reserved		
00003CFD	73			3224+	DC	HL1'115'	i5		
00003CFE	40			3225+	DC	x'40'	v4, RXB		
00003CFF	88			3226+	DC	X'88'			
00003D00	E710 5030 000E		00003CB0	3228+	VST	V1,V1057	save v1 output		
00003D06	07FB			3229+	BR	R11	return		
00003D08				3230+RE57	DC	0F	xl16 expected result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00003D08				3231+	DROP	R5			
00003D08	DDDDDDDD	AAAAAAAA		3232	DC	XL16'	DDDDDDDD AAAAAAAAA 44444444 99999999'	result	
00003D10	44444444	99999999							
00003D18	33333333	55555555		3233	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00003D20	99999999	AAAAAAAA							
00003D28	11111111	22222222		3234	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00003D30	44444444	88888888							
00003D38	FFFFFFFF	EEEEEEEE		3235	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00003D40	DDDDDDDD	BBBBBBBB							
				3236					
				3237	VRI_K	VEVAL, 115			
00003D48				3238+	DS	0FD			
00003D48			00003D48	3239+	USING	*, R5		base for test data and test routine	
00003D48	00003D90			3240+T58	DC	A(X58)		address of test routine	
00003D4C	003A			3241+	DC	H'58'		test number	
00003D4E	00			3242+	DC	X'00'			
00003D4F	73			3243+	DC	HL1'115'		i5	
00003D50	E5C5E5C1	D3404040		3244+	DC	CL8'VEVAL'		instruction name	
00003D58	00003DE0			3245+	DC	A(RE58+16)		address of v2 source	
00003D5C	00003DF0			3246+	DC	A(RE58+32)		address of v3 source	
00003D60	00003E00			3247+	DC	A(RE58+48)		address of v4 source	
00003D64	00000010			3248+	DC	A(16)		result length	
00003D68	00003DD0			3249+REA58	DC	A(RE58)		result address	
00003D70	00000000	00000000		3250+	DS	FD		gap	
00003D78	00000000	00000000		3251+V1058	DS	XL16		V1 output	
00003D80	00000000	00000000							
00003D88	00000000	00000000		3252+	DS	FD		gap	
				3253+*					
00003D90				3254+X58	DS	0F			
00003D90	B982 0011			3255+	XGR	R1, R1			
00003D94	4110 8E94		00001094	3256+	LA	R1, V1FUDGE		load v1 fudge	
00003D98	E711 0000 0006		00000000	3257+	VL	v1, 0(R1)		use v21 to test decoder	
00003D9E	E310 5010 0014		00000010	3258+	LGF	R1, V2ADDR		load v2 source	
00003DA4	E721 0000 0006		00000000	3259+	VL	v2, 0(R1)		use v22 to test decoder	
00003DAA	E310 5014 0014		00000014	3260+	LGF	R1, V3ADDR		load v3 source	
00003DB0	E731 0000 0006		00000000	3261+	VL	v3, 0(R1)		use v23 to test decoder	
00003DB6	E310 5018 0014		00000018	3262+	LGF	R1, V4ADDR		load v4 source	
00003DBC	E741 0000 0006		00000000	3263+	VL	v4, 0(R1)		use v24 to test decoder	
00003DC2				3266+	DS	0H		E788 VEVAL	
00003DC2	E7			3267+	DC	X'E7'		- Vector Evaluate	
00003DC3	12			3268+	DC	X'12'		v1, v2	
00003DC4	30			3269+	DC	X'30'		v3, reserved	
00003DC5	73			3270+	DC	HL1'115'		i5	
00003DC6	40			3271+	DC	x'40'		v4, RXB	
00003DC7	88			3272+	DC	X'88'			
00003DC8	E710 5030 000E		00003D78	3274+	VST	V1, V1058		save v1 output	
00003DCE	07FB			3275+	BR	R11		return	
00003DD0				3276+RE58	DC	0F		xl16 expected result	
00003DD0				3277+	DROP	R5			
00003DD0	FFFFFFFF	BBBBBBBB		3278	DC	XL16'	FFFFFFFF BBBBBBBB DDDDDDDD EEEEEEEE'	result	
00003DD8	DDDDDDDD	EEEEEEEE							
00003DE0	33333333	55555555		3279	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00003DE8	66666666	99999999							
00003DF0	77777777	BBBBBBBB		3280	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00003DF8	DDDDDDDD EEEEEEEE								
00003E00	AAAAAAAA CCCCCCCC			3281	DC	XL16 'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00003E08	33333333 55555555								
				3282					
				3283					
				3284 * Row 15					
				3285 * i5 = 120:	XOR(A, OR(B, C))				
				3286	VRI_K VEVAL, 120				
00003E10				3287+	DS 0FD				
00003E10		00003E10		3288+	USING *, R5	base for test data and test routine			
00003E10	00003E58			3289+T59	DC A(X59)	address of test routine			
00003E14	003B			3290+	DC H'59'	test number			
00003E16	00			3291+	DC X'00'				
00003E17	78			3292+	DC HL1'120'	i5			
00003E18	E5C5E5C1 D3404040			3293+	DC CL8'VEVAL'	instruction name			
00003E20	00003EA8			3294+	DC A(RE59+16)	address of v2 source			
00003E24	00003EB8			3295+	DC A(RE59+32)	address of v3 source			
00003E28	00003EC8			3296+	DC A(RE59+48)	address of v4 source			
00003E2C	00000010			3297+	DC A(16)	result length			
00003E30	00003E98			3298+REA59	DC A(RE59)	result address			
00003E38	00000000 00000000			3299+	DS FD	gap			
00003E40	00000000 00000000			3300+V1059	DS XL16	V1 output			
00003E48	00000000 00000000								
00003E50	00000000 00000000			3301+	DS FD	gap			
				3302+*					
00003E58				3303+X59	DS 0F				
00003E58	B982 0011			3304+	XGR R1, R1				
00003E5C	4110 8E94		00001094	3305+	LA R1, V1FUDGE	load v1 fudge			
00003E60	E711 0000 0006		00000000	3306+	VL v1, 0(R1)	use v21 to test decoder			
00003E66	E310 5010 0014		00000010	3307+	LGF R1, V2ADDR	load v2 source			
00003E6C	E721 0000 0006		00000000	3308+	VL v2, 0(R1)	use v22 to test decoder			
00003E72	E310 5014 0014		00000014	3309+	LGF R1, V3ADDR	load v3 source			
00003E78	E731 0000 0006		00000000	3310+	VL v3, 0(R1)	use v23 to test decoder			
00003E7E	E310 5018 0014		00000018	3311+	LGF R1, V4ADDR	load v4 source			
00003E84	E741 0000 0006		00000000	3312+	VL v4, 0(R1)	use v24 to test decoder			
00003E8A				3315+	DS 0H	E788 VEVAL			
00003E8A	E7			3316+	DC X'E7'	- Vector Evaluate			
00003E8B	12			3317+	DC X'12'	v1, v2			
00003E8C	30			3318+	DC X'30'	v3, reserved			
00003E8D	78			3319+	DC HL1'120'	i5			
00003E8E	40			3320+	DC x'40'	v4, RXB			
00003E8F	88			3321+	DC X'88'				
00003E90	E710 5030 000E		00003E40	3323+	VST V1, V1059	save v1 output			
00003E96	07FB			3324+	BR R11	return			
00003E98				3325+RE59	DC 0F	xl16 expected result			
00003E98				3326+	DROP R5				
00003E98	CCCCCCCC BBBB BBBB			3327	DC XL16 'CCCCCCCC BBBB BBBB 44444444 11111111'	result			
00003EA0	44444444 11111111								
00003EA8	33333333 55555555			3328	DC XL16 '33333333 55555555 99999999 AAAAAAAA'	v2			
00003EB0	99999999 AAAAAAAA								
00003EB8	11111111 22222222			3329	DC XL16 '11111111 22222222 44444444 88888888'	v3			
00003EC0	44444444 88888888								
00003EC8	FFFFFFFF EEEEEEEE			3330	DC XL16 'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4			
00003ED0	DDDDDDDD BBBB BBBB								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3331					
				3332	VRI_K	VEVAL, 120			
00003ED8				3333+	DS	0FD			
00003ED8		00003ED8		3334+	USING	*, R5		base for test data and test routine	
00003ED8	00003F20			3335+T60	DC	A(X60)		address of test routine	
00003EDC	003C			3336+	DC	H'60'		test number	
00003EDE	00			3337+	DC	X'00'			
00003EDF	78			3338+	DC	HL1'120'		i5	
00003EE0	E5C5E5C1 D3404040			3339+	DC	CL8'VEVAL'		instruction name	
00003EE8	00003F70			3340+	DC	A(RE60+16)		address of v2 source	
00003EEC	00003F80			3341+	DC	A(RE60+32)		address of v3 source	
00003EF0	00003F90			3342+	DC	A(RE60+48)		address of v4 source	
00003EF4	00000010			3343+	DC	A(16)		result length	
00003EF8	00003F60			3344+REA60	DC	A(RE60)		result address	
00003F00	00000000 00000000			3345+	DS	FD		gap	
00003F08	00000000 00000000			3346+V1060	DS	XL16		V1 output	
00003F10	00000000 00000000								
00003F18	00000000 00000000			3347+	DS	FD		gap	
				3348+*					
00003F20				3349+X60	DS	0F			
00003F20	B982 0011			3350+	XGR	R1, R1			
00003F24	4110 8E94		00001094	3351+	LA	R1, V1FUDGE		load v1 fudge	
00003F28	E711 0000 0006		00000000	3352+	VL	v1, 0(R1)		use v21 to test decoder	
00003F2E	E310 5010 0014		00000010	3353+	LGF	R1, V2ADDR		load v2 source	
00003F34	E721 0000 0006		00000000	3354+	VL	v2, 0(R1)		use v22 to test decoder	
00003F3A	E310 5014 0014		00000014	3355+	LGF	R1, V3ADDR		load v3 source	
00003F40	E731 0000 0006		00000000	3356+	VL	v3, 0(R1)		use v23 to test decoder	
00003F46	E310 5018 0014		00000018	3357+	LGF	R1, V4ADDR		load v4 source	
00003F4C	E741 0000 0006		00000000	3358+	VL	v4, 0(R1)		use v24 to test decoder	
00003F52				3361+	DS	0H		E788 VEVAL	
00003F52	E7			3362+	DC	X'E7'		- Vector Evaluate	
00003F53	12			3363+	DC	X'12'		v1, v2	
00003F54	30			3364+	DC	X'30'		v3, reserved	
00003F55	78			3365+	DC	HL1'120'		i5	
00003F56	40			3366+	DC	x'40'		v4, RXB	
00003F57	88			3367+	DC	X'88'			
00003F58	E710 5030 000E		00003F08	3369+	VST	V1, V1060		save v1 output	
00003F5E	07FB			3370+	BR	R11		return	
00003F60				3371+RE60	DC	0F		xl16 expected result	
00003F60				3372+	DROP	R5			
00003F60	CCCCCCCC AAAAAAAAAA			3373	DC	XL16'CCCCCCCC AAAAAAAAAA 99999999 66666666'		result	
00003F68	99999999 66666666								
00003F70	33333333 55555555			3374	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00003F78	66666666 99999999								
00003F80	77777777 BBBB BBBB			3375	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00003F88	DDDDDDDD EEEEEEEE								
00003F90	AAAAAAAA CCCCCCCC			3376	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00003F98	33333333 55555555								
				3377					
				3378 * i5 = 121:	SEL(A, NXOR(B, C), OR(B, C))				
				3379	VRI_K	VEVAL, 121			
00003FA0				3380+	DS	0FD			
00003FA0		00003FA0		3381+	USING	*, R5		base for test data and test routine	
00003FA0	00003FE8			3382+T61	DC	A(X61)		address of test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003FA4	003D			3383+	DC	H'61'	test number
00003FA6	00			3384+	DC	X'00'	
00003FA7	79			3385+	DC	HL1'121'	i5
00003FA8	E5C5E5C1 D3404040			3386+	DC	CL8'VEVAL'	instruction name
00003FB0	00004038			3387+	DC	A(RE61+16)	address of v2 source
00003FB4	00004048			3388+	DC	A(RE61+32)	address of v3 source
00003FB8	00004058			3389+	DC	A(RE61+48)	address of v4 source
00003FBC	00000010			3390+	DC	A(16)	result length
00003FC0	00004028			3391+REA61	DC	A(RE61)	result address
00003FC8	00000000 00000000			3392+	DS	FD	gap
00003FD0	00000000 00000000			3393+V1061	DS	XL16	V1 output
00003FD8	00000000 00000000						
00003FE0	00000000 00000000			3394+	DS	FD	gap
				3395+*			
00003FE8				3396+X61	DS	0F	
00003FE8	B982 0011			3397+	XGR	R1,R1	
00003FEC	4110 8E94		00001094	3398+	LA	R1,V1FUDGE	load v1 fudge
00003FF0	E711 0000 0006		00000000	3399+	VL	v1,0(R1)	use v21 to test decoder
00003FF6	E310 5010 0014		00000010	3400+	LGF	R1,V2ADDR	load v2 source
00003FFC	E721 0000 0006		00000000	3401+	VL	v2,0(R1)	use v22 to test decoder
00004002	E310 5014 0014		00000014	3402+	LGF	R1,V3ADDR	load v3 source
00004008	E731 0000 0006		00000000	3403+	VL	v3,0(R1)	use v23 to test decoder
0000400E	E310 5018 0014		00000018	3404+	LGF	R1,V4ADDR	load v4 source
00004014	E741 0000 0006		00000000	3405+	VL	v4,0(R1)	use v24 to test decoder
0000401A				3408+	DS	0H	E788 VEVAL
0000401A	E7			3409+	DC	X'E7'	- Vector Evaluate
0000401B	12			3410+	DC	X'12'	v1, v2
0000401C	30			3411+	DC	X'30'	v3, reserved
0000401D	79			3412+	DC	HL1'121'	i5
0000401E	40			3413+	DC	x'40'	v4, RXB
0000401F	88			3414+	DC	X'88'	
00004020	E710 5030 000E		00003FD0	3416+	VST	V1,V1061	save v1 output
00004026	07FB			3417+	BR	R11	return
00004028				3418+RE61	DC	0F	xl16 expected result
00004028				3419+	DROP	R5	
00004028	DDDDDDDD BBBB BBBB			3420	DC	XL16'DDDDDDDD BBBB BBBB 44444444 99999999'	result
00004030	44444444 99999999						
00004038	33333333 55555555			3421	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00004040	99999999 AAAAAAAA						
00004048	11111111 22222222			3422	DC	XL16'11111111 22222222 44444444 88888888'	v3
00004050	44444444 88888888						
00004058	FFFFFFFF EEEEEEEE			3423	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00004060	DDDDDDDD BBBB BBBB						
				3424			
				3425	VRI_K	VEVAL, 121	
00004068				3426+	DS	0FD	
00004068		00004068		3427+	USING	*,R5	base for test data and test routine
00004068	000040B0			3428+T62	DC	A(X62)	address of test routine
0000406C	003E			3429+	DC	H'62'	test number
0000406E	00			3430+	DC	X'00'	
0000406F	79			3431+	DC	HL1'121'	i5
00004070	E5C5E5C1 D3404040			3432+	DC	CL8'VEVAL'	instruction name
00004078	00004100			3433+	DC	A(RE62+16)	address of v2 source
0000407C	00004110			3434+	DC	A(RE62+32)	address of v3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00004080	00004120			3435+	DC	A(RE62+48)	address of v4 source	
00004084	00000010			3436+	DC	A(16)	result length	
00004088	000040F0			3437+REA62	DC	A(RE62)	result address	
00004090	00000000 00000000			3438+	DS	FD	gap	
00004098	00000000 00000000			3439+V1062	DS	XL16	V1 output	
000040A0	00000000 00000000							
000040A8	00000000 00000000			3440+	DS	FD	gap	
				3441+*				
000040B0				3442+X62	DS	0F		
000040B0	B982 0011			3443+	XGR	R1,R1		
000040B4	4110 8E94		00001094	3444+	LA	R1,V1FUDGE	load v1 fudge	
000040B8	E711 0000 0006		00000000	3445+	VL	v1,0(R1)	use v21 to test decoder	
000040BE	E310 5010 0014		00000010	3446+	LGF	R1,V2ADDR	load v2 source	
000040C4	E721 0000 0006		00000000	3447+	VL	v2,0(R1)	use v22 to test decoder	
000040CA	E310 5014 0014		00000014	3448+	LGF	R1,V3ADDR	load v3 source	
000040D0	E731 0000 0006		00000000	3449+	VL	v3,0(R1)	use v23 to test decoder	
000040D6	E310 5018 0014		00000018	3450+	LGF	R1,V4ADDR	load v4 source	
000040DC	E741 0000 0006		00000000	3451+	VL	v4,0(R1)	use v24 to test decoder	
000040E2				3454+	DS	0H	E788 VEVAL	
000040E2	E7			3455+	DC	X'E7'	- Vector Evaluate	
000040E3	12			3456+	DC	X'12'	v1, v2	
000040E4	30			3457+	DC	X'30'	v3, reserved	
000040E5	79			3458+	DC	HL1'121'	i5	
000040E6	40			3459+	DC	x'40'	v4, RXB	
000040E7	88			3460+	DC	X'88'		
000040E8	E710 5030 000E		00004098	3462+	VST	V1,V1062	save v1 output	
000040EE	07FB			3463+	BR	R11	return	
000040F0				3464+RE62	DC	0F	xl16 expected result	
000040F0				3465+	DROP	R5		
000040F0	EEEEEEEE AAAAAAAA			3466	DC	XL16'EEEEEEEE AAAAAAAA 99999999 66666666'	result	
000040F8	99999999 66666666							
00004100	33333333 55555555			3467	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00004108	66666666 99999999							
00004110	77777777 BBBB BBBB			3468	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00004118	DDDDDDDD EEEEEEEE							
00004120	AAAAAAA CCCCCCCC			3469	DC	XL16'AAAAAAA CCCCCCCC 33333333 55555555'	v4	
00004128	33333333 55555555							
				3470				
				3471 * i5 = 124:		SEL(A,NOT(B),OR(B,C))		
				3472	VRI_K	VEVAL,124		
00004130				3473+	DS	0FD		
00004130		00004130		3474+	USING	*,R5	base for test data and test routine	
00004130	00004178			3475+T63	DC	A(X63)	address of test routine	
00004134	003F			3476+	DC	H'63'	test number	
00004136	00			3477+	DC	X'00'		
00004137	7C			3478+	DC	HL1'124'	i5	
00004138	E5C5E5C1 D3404040			3479+	DC	CL8'VEVAL'	instruction name	
00004140	000041C8			3480+	DC	A(RE63+16)	address of v2 source	
00004144	000041D8			3481+	DC	A(RE63+32)	address of v3 source	
00004148	000041E8			3482+	DC	A(RE63+48)	address of v4 source	
0000414C	00000010			3483+	DC	A(16)	result length	
00004150	000041B8			3484+REA63	DC	A(RE63)	result address	
00004158	00000000 00000000			3485+	DS	FD	gap	
00004160	00000000 00000000			3486+V1063	DS	XL16	V1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004168	00000000 00000000								
00004170	00000000 00000000			3487+	DS	FD	gap		
				3488+*					
00004178				3489+X63	DS	0F			
00004178	B982 0011			3490+	XGR	R1,R1			
0000417C	4110 8E94		00001094	3491+	LA	R1,V1FUDGE	load v1 fudge		
00004180	E711 0000 0006		00000000	3492+	VL	v1,0(R1)	use v21 to test decoder		
00004186	E310 5010 0014		00000010	3493+	LGF	R1,V2ADDR	load v2 source		
0000418C	E721 0000 0006		00000000	3494+	VL	v2,0(R1)	use v22 to test decoder		
00004192	E310 5014 0014		00000014	3495+	LGF	R1,V3ADDR	load v3 source		
00004198	E731 0000 0006		00000000	3496+	VL	v3,0(R1)	use v23 to test decoder		
0000419E	E310 5018 0014		00000018	3497+	LGF	R1,V4ADDR	load v4 source		
000041A4	E741 0000 0006		00000000	3498+	VL	v4,0(R1)	use v24 to test decoder		
000041AA				3501+	DS	0H	E788 VEVAL		
000041AA	E7			3502+	DC	X'E7'	- Vector Evaluate		
000041AB	12			3503+	DC	X'12'	v1, v2		
000041AC	30			3504+	DC	X'30'	v3, reserved		
000041AD	7C			3505+	DC	HL1'124'	i5		
000041AE	40			3506+	DC	x'40'	v4, RXB		
000041AF	88			3507+	DC	X'88'			
000041B0	E710 5030 000E		00004160	3509+	VST	V1,V1063	save v1 output		
000041B6	07FB			3510+	BR	R11	return		
000041B8				3511+RE63	DC	0F	xl16 expected result		
000041B8				3512+	DR0P	R5			
000041B8	EEEEEEEE FFFFFFFF			3513	DC	XL16'EEEEEEEE FFFFFFFF DDDDDDDD 33333333'	result		
000041C0	DDDDDDDD 33333333								
000041C8	33333333 55555555			3514	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
000041D0	99999999 AAAAAAAA								
000041D8	11111111 22222222			3515	DC	XL16'11111111 22222222 44444444 88888888'	v3		
000041E0	44444444 88888888								
000041E8	FFFFFFFF EEEEEEEE			3516	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
000041F0	DDDDDDDD BBBB BBBB								
				3517					
000041F8				3518	VRI_K	VEVAL,124			
000041F8		000041F8		3519+	DS	0FD			
000041F8	00004240			3520+	USING	*,R5	base for test data and test routine		
000041FC	0040			3521+T64	DC	A(X64)	address of test routine		
000041FE	00			3522+	DC	H'64'	test number		
000041FF	7C			3523+	DC	X'00'			
00004200	E5C5E5C1 D3404040			3524+	DC	HL1'124'	i5		
00004208	00004290			3525+	DC	CL8'VEVAL'	instruction name		
0000420C	000042A0			3526+	DC	A(RE64+16)	address of v2 source		
00004210	000042B0			3527+	DC	A(RE64+32)	address of v3 source		
00004214	00000010			3528+	DC	A(RE64+48)	address of v4 source		
00004218	00004280			3529+	DC	A(16)	result length		
00004220	00000000 00000000			3530+REA64	DC	A(RE64)	result address		
00004228	00000000 00000000			3531+	DS	FD	gap		
00004230	00000000 00000000			3532+V1064	DS	XL16	V1 output		
00004238	00000000 00000000								
				3533+	DS	FD	gap		
				3534+*					
00004240				3535+X64	DS	0F			
00004240	B982 0011			3536+	XGR	R1,R1			
00004244	4110 8E94		00001094	3537+	LA	R1,V1FUDGE	load v1 fudge		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004248	E711 0000 0006		00000000	3538+	VL	v1,0(R1)	use v21 to test decoder
0000424E	E310 5010 0014		00000010	3539+	LGF	R1,V2ADDR	load v2 source
00004254	E721 0000 0006		00000000	3540+	VL	v2,0(R1)	use v22 to test decoder
0000425A	E310 5014 0014		00000014	3541+	LGF	R1,V3ADDR	load v3 source
00004260	E731 0000 0006		00000000	3542+	VL	v3,0(R1)	use v23 to test decoder
00004266	E310 5018 0014		00000018	3543+	LGF	R1,V4ADDR	load v4 source
0000426C	E741 0000 0006		00000000	3544+	VL	v4,0(R1)	use v24 to test decoder
00004272				3547+	DS	0H	E788 VEVAL
00004272	E7			3548+	DC	X'E7'	- Vector Evaluate
00004273	12			3549+	DC	X'12'	v1, v2
00004274	30			3550+	DC	X'30'	v3, reserved
00004275	7C			3551+	DC	HL1'124'	i5
00004276	40			3552+	DC	x'40'	v4, RXB
00004277	88			3553+	DC	X'88'	
00004278	E710 5030 000E		00004228	3555+	VST	V1,V1064	save v1 output
0000427E	07FB			3556+	BR	R11	return
00004280				3557+RE64	DC	0F	xl16 expected result
00004280				3558+	DR0P	R5	
00004280	CCCCCCCC EEEEEEEE			3559	DC	XL16'CCCCCCCC EEEEEEEE BBBB BBBB 77777777'	result
00004288	BBBBBBBB 77777777						
00004290	33333333 55555555			3560	DC	XL16'33333333 55555555 66666666 99999999'	v2
00004298	66666666 99999999						
000042A0	77777777 BBBB BBBB			3561	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
000042A8	DDDDDDDD EEEEEEEE						
000042B0	AAAAAAAA CCCCCCCC			3562	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
000042B8	33333333 55555555						
000042C0				3563			
000042C0				3564 * i5 = 126:		SEL(A,NAND(B,C),OR(B,C))	
000042C0				3565	VRI_K	VEVAL,126	
000042C0	00004308	000042C0		3566+	DS	0FD	
000042C0	0041			3567+	USING	*,R5	base for test data and test routine
000042C4	00			3568+T65	DC	A(X65)	address of test routine
000042C6	7E			3569+	DC	H'65'	test number
000042C7	E5C5E5C1 D3404040			3570+	DC	X'00'	
000042C8	00004358			3571+	DC	HL1'126'	i5
000042D0	00004368			3572+	DC	CL8'VEVAL'	instruction name
000042D4	00004378			3573+	DC	A(RE65+16)	address of v2 source
000042D8	00000010			3574+	DC	A(RE65+32)	address of v3 source
000042DC	00004348			3575+	DC	A(RE65+48)	address of v4 source
000042E0	00000000 00000000			3576+	DC	A(16)	result length
000042E8	00000000 00000000			3577+REA65	DC	A(RE65)	result address
000042F0	00000000 00000000			3578+	DS	FD	gap
000042F8	00000000 00000000			3579+V1065	DS	XL16	V1 output
00004300	00000000 00000000						
00004308				3580+	DS	FD	gap
00004308	B982 0011			3581+*			
00004308	4110 8E94			3582+X65	DS	0F	
0000430C	E711 0000 0006		00001094	3583+	XGR	R1,R1	
00004310	E310 5010 0014		00000000	3584+	LA	R1,V1FUDGE	load v1 fudge
00004316	E721 0000 0006		00000010	3585+	VL	v1,0(R1)	use v21 to test decoder
0000431C	E310 5014 0014		00000000	3586+	LGF	R1,V2ADDR	load v2 source
00004322	E731 0000 0006		00000014	3587+	VL	v2,0(R1)	use v22 to test decoder
00004328	E310 5018 0014		00000000	3588+	LGF	R1,V3ADDR	load v3 source
00004328	E741 0000 0006		00000000	3589+	VL	v3,0(R1)	use v23 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000432E	E310 5018 0014		00000018	3590+	LGF	R1,V4ADDR	load v4 source	
00004334	E741 0000 0006		00000000	3591+	VL	v4,0(R1)	use v24 to test decoder	
0000433A				3594+	DS	0H	E788 VEVAL	
0000433A	E7			3595+	DC	X'E7'	- Vector Evaluate	
0000433B	12			3596+	DC	X'12'	v1, v2	
0000433C	30			3597+	DC	X'30'	v3, reserved	
0000433D	7E			3598+	DC	HL1'126'	i5	
0000433E	40			3599+	DC	x'40'	v4, RXB	
0000433F	88			3600+	DC	X'88'		
00004340	E710 5030 000E		000042F0	3602+	VST	V1,V1065	save v1 output	
00004346	07FB			3603+	BR	R11	return	
00004348				3604+RE65	DC	0F	xl16 expected result	
00004348				3605+	DR0P	R5		
00004348	EEEEEEEE FFFFFFFF			3606	DC	XL16'EEEEEEEE FFFFFFFF DDDDDDDD 33333333'	result	
00004350	DDDDDDDD 33333333							
00004358	33333333 55555555			3607	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00004360	99999999 AAAAAAAA							
00004368	11111111 22222222			3608	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00004370	44444444 88888888							
00004378	FFFFFFFF EEEEEEEE			3609	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00004380	DDDDDDDD BBBBBBBB							
00004388				3610				
00004388				3611	VRI_K	VEVAL,126		
00004388		00004388		3612+	DS	0FD		
00004388	000043D0			3613+	USING	*,R5	base for test data and test routine	
00004388	0042			3614+T66	DC	A(X66)	address of test routine	
0000438C	00			3615+	DC	H'66'	test number	
0000438E	00			3616+	DC	X'00'		
0000438F	7E			3617+	DC	HL1'126'	i5	
00004390	E5C5E5C1 D3404040			3618+	DC	CL8'VEVAL'	instruction name	
00004398	00004420			3619+	DC	A(RE66+16)	address of v2 source	
0000439C	00004430			3620+	DC	A(RE66+32)	address of v3 source	
000043A0	00004440			3621+	DC	A(RE66+48)	address of v4 source	
000043A4	00000010			3622+	DC	A(16)	result length	
000043A8	00004410			3623+REA66	DC	A(RE66)	result address	
000043B0	00000000 00000000			3624+	DS	FD	gap	
000043B8	00000000 00000000			3625+V1066	DS	XL16	V1 output	
000043C0	00000000 00000000							
000043C8	00000000 00000000			3626+	DS	FD	gap	
000043D0				3627+*				
000043D0	B982 0011			3628+X66	DS	0F		
000043D4	4110 8E94		00001094	3629+	XGR	R1,R1		
000043D8	E711 0000 0006		00000000	3630+	LA	R1,V1FUDGE	load v1 fudge	
000043DE	E310 5010 0014		00000010	3631+	VL	v1,0(R1)	use v21 to test decoder	
000043E4	E721 0000 0006		00000000	3632+	LGF	R1,V2ADDR	load v2 source	
000043EA	E310 5014 0014		00000014	3633+	VL	v2,0(R1)	use v22 to test decoder	
000043F0	E731 0000 0006		00000000	3634+	LGF	R1,V3ADDR	load v3 source	
000043F6	E310 5018 0014		00000000	3635+	VL	v3,0(R1)	use v23 to test decoder	
000043FC	E741 0000 0006		00000018	3636+	LGF	R1,V4ADDR	load v4 source	
			00000000	3637+	VL	v4,0(R1)	use v24 to test decoder	
00004402				3640+	DS	0H	E788 VEVAL	
00004402	E7			3641+	DC	X'E7'	- Vector Evaluate	
00004403	12			3642+	DC	X'12'	v1, v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004404	30			3643+	DC	X'30'		v3, reserved	
00004405	7E			3644+	DC	HL1'126'		i5	
00004406	40			3645+	DC	x'40'		v4, RXB	
00004407	88			3646+	DC	X'88'			
00004408	E710 5030 000E		000043B8	3648+	VST	V1,V1066		save v1 output	
0000440E	07FB			3649+	BR	R11		return	
00004410				3650+RE66	DC	0F		xl16 expected result	
00004410				3651+	DR0P	R5			
00004410	DDDDDDDD FFFFFFFF			3652	DC	XL16'DDDDDDDD FFFFFFFF FFFFFFFF FFFFFFFF'		result	
00004418	FFFFFFFF FFFFFFFF								
00004420	33333333 55555555			3653	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00004428	66666666 99999999								
00004430	77777777 BBBB BBBB			3654	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00004438	DDDDDDDD EEEEEEEE								
00004440	AAAAAAAA CCCCCCCC			3655	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00004448	33333333 55555555								
				3656					
				3657 * i5 = 127:		OR(A,B,C)			
				3658	VRI_K	VEVAL,127			
00004450				3659+	DS	0FD			
00004450		00004450		3660+	USING	*,R5		base for test data and test routine	
00004450	00004498			3661+T67	DC	A(X67)		address of test routine	
00004454	0043			3662+	DC	H'67'		test number	
00004456	00			3663+	DC	X'00'			
00004457	7F			3664+	DC	HL1'127'		i5	
00004458	E5C5E5C1 D3404040			3665+	DC	CL8'VEVAL'		instruction name	
00004460	000044E8			3666+	DC	A(RE67+16)		address of v2 source	
00004464	000044F8			3667+	DC	A(RE67+32)		address of v3 source	
00004468	00004508			3668+	DC	A(RE67+48)		address of v4 source	
0000446C	00000010			3669+	DC	A(16)		result length	
00004470	000044D8			3670+REA67	DC	A(RE67)		result address	
00004478	00000000 00000000			3671+	DS	FD		gap	
00004480	00000000 00000000			3672+V1067	DS	XL16		V1 output	
00004488	00000000 00000000								
00004490	00000000 00000000			3673+	DS	FD		gap	
				3674+*					
00004498				3675+X67	DS	0F			
00004498	B982 0011			3676+	XGR	R1,R1			
0000449C	4110 8E94		00001094	3677+	LA	R1,V1FUDGE		load v1 fudge	
000044A0	E711 0000 0006		00000000	3678+	VL	v1,0(R1)		use v21 to test decoder	
000044A6	E310 5010 0014		00000010	3679+	LGF	R1,V2ADDR		load v2 source	
000044AC	E721 0000 0006		00000000	3680+	VL	v2,0(R1)		use v22 to test decoder	
000044B2	E310 5014 0014		00000014	3681+	LGF	R1,V3ADDR		load v3 source	
000044B8	E731 0000 0006		00000000	3682+	VL	v3,0(R1)		use v23 to test decoder	
000044BE	E310 5018 0014		00000018	3683+	LGF	R1,V4ADDR		load v4 source	
000044C4	E741 0000 0006		00000000	3684+	VL	v4,0(R1)		use v24 to test decoder	
000044CA				3687+	DS	0H		E788 VEVAL	
000044CA	E7			3688+	DC	X'E7'		- Vector Evaluate	
000044CB	12			3689+	DC	X'12'		v1, v2	
000044CC	30			3690+	DC	X'30'		v3, reserved	
000044CD	7F			3691+	DC	HL1'127'		i5	
000044CE	40			3692+	DC	x'40'		v4, RXB	
000044CF	88			3693+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000044D0	E710 5030 000E		00004480	3695+	VST	V1,V1067	save v1 output	
000044D6	07FB			3696+	BR	R11	return	
000044D8				3697+RE67	DC	0F	xl16 expected result	
000044D8				3698+	DROP	R5		
000044D8	FFFFFFFF FFFFFFFF			3699	DC	XL16'FFFFFFFF FFFFFFFF DDDDDDDD BBBBBBBB'	result	
000044E0	DDDDDDDD BBBBBBBB							
000044E8	33333333 55555555			3700	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
000044F0	99999999 AAAAAAAA							
000044F8	11111111 22222222			3701	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00004500	44444444 88888888							
00004508	FFFFFFFF EEEEEEEE			3702	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00004510	DDDDDDDD BBBBBBBB							
				3703				
				3704	VRI_K	VEVAL,127		
00004518				3705+	DS	0FD		
00004518		00004518		3706+	USING	*,R5	base for test data and test routine	
00004518	00004560			3707+T68	DC	A(X68)	address of test routine	
0000451C	0044			3708+	DC	H'68'	test number	
0000451E	00			3709+	DC	X'00'		
0000451F	7F			3710+	DC	HL1'127'	i5	
00004520	E5C5E5C1 D3404040			3711+	DC	CL8'VEVAL'	instruction name	
00004528	000045B0			3712+	DC	A(RE68+16)	address of v2 source	
0000452C	000045C0			3713+	DC	A(RE68+32)	address of v3 source	
00004530	000045D0			3714+	DC	A(RE68+48)	address of v4 source	
00004534	00000010			3715+	DC	A(16)	result length	
00004538	000045A0			3716+REA68	DC	A(RE68)	result address	
00004540	00000000 00000000			3717+	DS	FD	gap	
00004548	00000000 00000000			3718+V1068	DS	XL16	V1 output	
00004550	00000000 00000000							
00004558	00000000 00000000			3719+	DS	FD	gap	
				3720+*				
00004560				3721+X68	DS	0F		
00004560	B982 0011			3722+	XGR	R1,R1		
00004564	4110 8E94		00001094	3723+	LA	R1,V1FUDGE	load v1 fudge	
00004568	E711 0000 0006		00000000	3724+	VL	v1,0(R1)	use v21 to test decoder	
0000456E	E310 5010 0014		00000010	3725+	LGF	R1,V2ADDR	load v2 source	
00004574	E721 0000 0006		00000000	3726+	VL	v2,0(R1)	use v22 to test decoder	
0000457A	E310 5014 0014		00000014	3727+	LGF	R1,V3ADDR	load v3 source	
00004580	E731 0000 0006		00000000	3728+	VL	v3,0(R1)	use v23 to test decoder	
00004586	E310 5018 0014		00000018	3729+	LGF	R1,V4ADDR	load v4 source	
0000458C	E741 0000 0006		00000000	3730+	VL	v4,0(R1)	use v24 to test decoder	
00004592				3733+	DS	0H	E788 VEVAL	
00004592	E7			3734+	DC	X'E7'	- Vector Evaluate	
00004593	12			3735+	DC	X'12'	v1, v2	
00004594	30			3736+	DC	X'30'	v3, reserved	
00004595	7F			3737+	DC	HL1'127'	i5	
00004596	40			3738+	DC	x'40'	v4, RXB	
00004597	88			3739+	DC	X'88'		
00004598	E710 5030 000E		00004548	3741+	VST	V1,V1068	save v1 output	
0000459E	07FB			3742+	BR	R11	return	
000045A0				3743+RE68	DC	0F	xl16 expected result	
000045A0				3744+	DROP	R5		
000045A0	FFFFFFFF FFFFFFFF			3745	DC	XL16'FFFFFFFF FFFFFFFF FFFFFFFF FFFFFFFF'	result	
000045A8	FFFFFFFF FFFFFFFF							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000045B0	33333333 55555555			3746	DC	XL16 '33333333 55555555 66666666 99999999'	v2		
000045B8	66666666 99999999								
000045C0	77777777 BBBB BBBB			3747	DC	XL16 '77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
000045C8	DDDDDDDD EEEEEEEE								
000045D0	AAAAAAAA CCCCCCCC			3748	DC	XL16 'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
000045D8	33333333 55555555								
				3749					
				3750					
				3751	* Row 16				
				3752	* i5 = 128:				
				3753	VRI_K	VEVAL, 128			
000045E0				3754+	DS	0FD			
000045E0		000045E0		3755+	USING	*, R5	base for test data and test routine		
000045E0	00004628			3756+T69	DC	A(X69)	address of test routine		
000045E4	0045			3757+	DC	H'69'	test number		
000045E6	00			3758+	DC	X'00'			
000045E7	80			3759+	DC	HL1'128'	i5		
000045E8	E5C5E5C1 D3404040			3760+	DC	CL8'VEVAL'	instruction name		
000045F0	00004678			3761+	DC	A(RE69+16)	address of v2 source		
000045F4	00004688			3762+	DC	A(RE69+32)	address of v3 source		
000045F8	00004698			3763+	DC	A(RE69+48)	address of v4 source		
000045FC	00000010			3764+	DC	A(16)	result length		
00004600	00004668			3765+REA69	DC	A(RE69)	result address		
00004608	00000000 00000000			3766+	DS	FD	gap		
00004610	00000000 00000000			3767+V1069	DS	XL16	V1 output		
00004618	00000000 00000000								
00004620	00000000 00000000			3768+	DS	FD	gap		
				3769+*					
00004628				3770+X69	DS	0F			
00004628	B982 0011			3771+	XGR	R1, R1			
0000462C	4110 8E94		00001094	3772+	LA	R1, V1FUDGE	load v1 fudge		
00004630	E711 0000 0006		00000000	3773+	VL	v1, 0(R1)	use v21 to test decoder		
00004636	E310 5010 0014		00000010	3774+	LGF	R1, V2ADDR	load v2 source		
0000463C	E721 0000 0006		00000000	3775+	VL	v2, 0(R1)	use v22 to test decoder		
00004642	E310 5014 0014		00000014	3776+	LGF	R1, V3ADDR	load v3 source		
00004648	E731 0000 0006		00000000	3777+	VL	v3, 0(R1)	use v23 to test decoder		
0000464E	E310 5018 0014		00000018	3778+	LGF	R1, V4ADDR	load v4 source		
00004654	E741 0000 0006		00000000	3779+	VL	v4, 0(R1)	use v24 to test decoder		
0000465A				3782+	DS	0H	E788 VEVAL		
0000465A	E7			3783+	DC	X'E7'	- Vector Evaluate		
0000465B	12			3784+	DC	X'12'	v1, v2		
0000465C	30			3785+	DC	X'30'	v3, reserved		
0000465D	80			3786+	DC	HL1'128'	i5		
0000465E	40			3787+	DC	x'40'	v4, RXB		
0000465F	88			3788+	DC	X'88'			
00004660	E710 5030 000E		00004610	3790+	VST	V1, V1069	save v1 output		
00004666	07FB			3791+	BR	R11	return		
00004668				3792+RE69	DC	0F	xl16 expected result		
00004668				3793+	DROP	R5			
00004668	00000000 00000000			3794	DC	XL16 '00000000 00000000 22222222 44444444'	result		
00004670	22222222 44444444								
00004678	33333333 55555555			3795	DC	XL16 '33333333 55555555 99999999 AAAAAAAA'	v2		
00004680	99999999 AAAAAAAA								
00004688	11111111 22222222			3796	DC	XL16 '11111111 22222222 44444444 88888888'	v3		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004690	44444444	88888888							
00004698	FFFFFFFF	EEEEEEEE		3797	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
000046A0	DDDDDDDD	BBBBBBBB							
				3798					
				3799	VRI_K	VEVAL, 128			
000046A8				3800+	DS	0FD			
000046A8			000046A8	3801+	USING	*, R5		base for test data and test routine	
000046A8	000046F0			3802+T70	DC	A(X70)		address of test routine	
000046AC	0046			3803+	DC	H'70'		test number	
000046AE	00			3804+	DC	X'00'			
000046AF	80			3805+	DC	HL1'128'		i5	
000046B0	E5C5E5C1	D3404040		3806+	DC	CL8'VEVAL'		instruction name	
000046B8	00004740			3807+	DC	A(RE70+16)		address of v2 source	
000046BC	00004750			3808+	DC	A(RE70+32)		address of v3 source	
000046C0	00004760			3809+	DC	A(RE70+48)		address of v4 source	
000046C4	00000010			3810+	DC	A(16)		result length	
000046C8	00004730			3811+REA70	DC	A(RE70)		result address	
000046D0	00000000	00000000		3812+	DS	FD		gap	
000046D8	00000000	00000000		3813+V1070	DS	XL16		V1 output	
000046E0	00000000	00000000							
000046E8	00000000	00000000		3814+	DS	FD		gap	
				3815+*					
000046F0				3816+X70	DS	0F			
000046F0	B982 0011			3817+	XGR	R1, R1			
000046F4	4110 8E94		00001094	3818+	LA	R1, V1FUDGE		load v1 fudge	
000046F8	E711 0000 0006		00000000	3819+	VL	v1, 0(R1)		use v21 to test decoder	
000046FE	E310 5010 0014		00000010	3820+	LGF	R1, V2ADDR		load v2 source	
00004704	E721 0000 0006		00000000	3821+	VL	v2, 0(R1)		use v22 to test decoder	
0000470A	E310 5014 0014		00000014	3822+	LGF	R1, V3ADDR		load v3 source	
00004710	E731 0000 0006		00000000	3823+	VL	v3, 0(R1)		use v23 to test decoder	
00004716	E310 5018 0014		00000018	3824+	LGF	R1, V4ADDR		load v4 source	
0000471C	E741 0000 0006		00000000	3825+	VL	v4, 0(R1)		use v24 to test decoder	
00004722				3828+	DS	0H		E788 VEVAL	
00004722	E7			3829+	DC	X'E7'		- Vector Evaluate	
00004723	12			3830+	DC	X'12'		v1, v2	
00004724	30			3831+	DC	X'30'		v3, reserved	
00004725	80			3832+	DC	HL1'128'		i5	
00004726	40			3833+	DC	x'40'		v4, RXB	
00004727	88			3834+	DC	X'88'			
00004728	E710 5030 000E		000046D8	3836+	VST	V1, V1070		save v1 output	
0000472E	07FB			3837+	BR	R11		return	
00004730				3838+RE70	DC	0F		xl16 expected result	
00004730				3839+	DROP	R5			
00004730	00000000	00000000		3840	DC	XL16'00000000 00000000 00000000 00000000'		result	
00004738	00000000	00000000							
00004740	33333333	55555555		3841	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00004748	66666666	99999999							
00004750	77777777	BBBBBBBB		3842	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'		v3	
00004758	DDDDDDDD	EEEEEEEE							
00004760	AAAAAAAA	CCCCCCCC		3843	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00004768	33333333	55555555							
				3844					
				3845	* i5 = 129:	SEL(A, AND(B, C), NOR(B, C))			
				3846	VRI_K	VEVAL, 129			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004770				3847+	DS	0FD			
00004770		00004770		3848+	USING	*,R5			base for test data and test routine
00004770	000047B8			3849+T71	DC	A(X71)			address of test routine
00004774	0047			3850+	DC	H'71'			test number
00004776	00			3851+	DC	X'00'			
00004777	81			3852+	DC	HL1'129'			i5
00004778	E5C5E5C1 D3404040			3853+	DC	CL8'VEVAL'			instruction name
00004780	00004808			3854+	DC	A(RE71+16)			address of v2 source
00004784	00004818			3855+	DC	A(RE71+32)			address of v3 source
00004788	00004828			3856+	DC	A(RE71+48)			address of v4 source
0000478C	00000010			3857+	DC	A(16)			result length
00004790	000047F8			3858+REA71	DC	A(RE71)			result address
00004798	00000000 00000000			3859+	DS	FD			gap
000047A0	00000000 00000000			3860+V1071	DS	XL16			V1 output
000047A8	00000000 00000000								
000047B0	00000000 00000000			3861+	DS	FD			gap
				3862+*					
000047B8				3863+X71	DS	0F			
000047B8	B982 0011			3864+	XGR	R1,R1			
000047BC	4110 8E94		00001094	3865+	LA	R1,V1FUDGE			load v1 fudge
000047C0	E711 0000 0006		00000000	3866+	VL	v1,0(R1)			use v21 to test decoder
000047C6	E310 5010 0014		00000010	3867+	LGF	R1,V2ADDR			load v2 source
000047CC	E721 0000 0006		00000000	3868+	VL	v2,0(R1)			use v22 to test decoder
000047D2	E310 5014 0014		00000014	3869+	LGF	R1,V3ADDR			load v3 source
000047D8	E731 0000 0006		00000000	3870+	VL	v3,0(R1)			use v23 to test decoder
000047DE	E310 5018 0014		00000018	3871+	LGF	R1,V4ADDR			load v4 source
000047E4	E741 0000 0006		00000000	3872+	VL	v4,0(R1)			use v24 to test decoder
000047EA				3875+	DS	0H			E788 VEVAL
000047EA	E7			3876+	DC	X'E7'			- Vector Evaluate
000047EB	12			3877+	DC	X'12'			v1, v2
000047EC	30			3878+	DC	X'30'			v3, reserved
000047ED	81			3879+	DC	HL1'129'			i5
000047EE	40			3880+	DC	x'40'			v4, RXB
000047EF	88			3881+	DC	X'88'			
000047F0	E710 5030 000E		000047A0	3883+	VST	V1,V1071			save v1 output
000047F6	07FB			3884+	BR	R11			return
000047F8				3885+RE71	DC	0F			xl16 expected result
000047F8				3886+	DROP	R5			
000047F8	11111111 00000000			3887	DC	XL16'11111111 00000000 22222222 CCCCCCCC'			result
00004800	22222222 CCCCCCCC								
00004808	33333333 55555555			3888	DC	XL16'33333333 55555555 99999999 AAAAAAAA'			v2
00004810	99999999 AAAAAAAA								
00004818	11111111 22222222			3889	DC	XL16'11111111 22222222 44444444 88888888'			v3
00004820	44444444 88888888								
00004828	FFFFFFFF EEEEEEEE			3890	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'			v4
00004830	DDDDDDDD BBBBBBBB								
				3891					
				3892	VRI_K	VEVAL, 129			
00004838				3893+	DS	0FD			
00004838		00004838		3894+	USING	*,R5			base for test data and test routine
00004838	00004880			3895+T72	DC	A(X72)			address of test routine
0000483C	0048			3896+	DC	H'72'			test number
0000483E	00			3897+	DC	X'00'			
0000483F	81			3898+	DC	HL1'129'			i5

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004840	E5C5E5C1 D3404040			3899+	DC	CL8'VEVAL'	instruction name		
00004848	000048D0			3900+	DC	A(RE72+16)	address of v2 source		
0000484C	000048E0			3901+	DC	A(RE72+32)	address of v3 source		
00004850	000048F0			3902+	DC	A(RE72+48)	address of v4 source		
00004854	00000010			3903+	DC	A(16)	result length		
00004858	000048C0			3904+REA72	DC	A(RE72)	result address		
00004860	00000000 00000000			3905+	DS	FD	gap		
00004868	00000000 00000000			3906+V1072	DS	XL16	V1 output		
00004870	00000000 00000000								
00004878	00000000 00000000			3907+	DS	FD	gap		
				3908+*					
00004880				3909+X72	DS	0F			
00004880	B982 0011			3910+	XGR	R1, R1			
00004884	4110 8E94		00001094	3911+	LA	R1, V1FUDGE	load v1 fudge		
00004888	E711 0000 0006		00000000	3912+	VL	v1, 0(R1)	use v21 to test decoder		
0000488E	E310 5010 0014		00000010	3913+	LGF	R1, V2ADDR	load v2 source		
00004894	E721 0000 0006		00000000	3914+	VL	v2, 0(R1)	use v22 to test decoder		
0000489A	E310 5014 0014		00000014	3915+	LGF	R1, V3ADDR	load v3 source		
000048A0	E731 0000 0006		00000000	3916+	VL	v3, 0(R1)	use v23 to test decoder		
000048A6	E310 5018 0014		00000018	3917+	LGF	R1, V4ADDR	load v4 source		
000048AC	E741 0000 0006		00000000	3918+	VL	v4, 0(R1)	use v24 to test decoder		
000048B2				3921+	DS	0H	E788 VEVAL		
000048B2	E7			3922+	DC	X'E7'	- Vector Evaluate		
000048B3	12			3923+	DC	X'12'	v1, v2		
000048B4	30			3924+	DC	X'30'	v3, reserved		
000048B5	81			3925+	DC	HL1'129'	i5		
000048B6	40			3926+	DC	x'40'	v4, RXB		
000048B7	88			3927+	DC	X'88'			
000048B8	E710 5030 000E		00004868	3929+	VST	V1, V1072	save v1 output		
000048BE	07FB			3930+	BR	R11	return		
000048C0				3931+RE72	DC	0F	xl16 expected result		
000048C0				3932+	DROP	R5			
000048C0	22222222 00000000			3933	DC	XL16'22222222 00000000 00000000 00000000'	result		
000048C8	00000000 00000000								
000048D0	33333333 55555555			3934	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000048D8	66666666 99999999								
000048E0	77777777 BBBB BBBB			3935	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
000048E8	DDDDDDDD EEEEEEEE								
000048F0	AAAAAAAA CCCCCCCC			3936	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
000048F8	33333333 55555555								
				3937					
				3938 * i5 = 131:		SEL(A, B, NOR(B, C))			
				3939	VRI_K	VEVAL, 131			
00004900				3940+	DS	0FD			
00004900		00004900		3941+	USING	*, R5	base for test data and test routine		
00004900	00004948			3942+T73	DC	A(X73)	address of test routine		
00004904	0049			3943+	DC	H'73'	test number		
00004906	00			3944+	DC	X'00'			
00004907	83			3945+	DC	HL1'131'	i5		
00004908	E5C5E5C1 D3404040			3946+	DC	CL8'VEVAL'	instruction name		
00004910	00004998			3947+	DC	A(RE73+16)	address of v2 source		
00004914	000049A8			3948+	DC	A(RE73+32)	address of v3 source		
00004918	000049B8			3949+	DC	A(RE73+48)	address of v4 source		
0000491C	00000010			3950+	DC	A(16)	result length		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00004920	00004988			3951+REA73	DC	A(RE73)	result address	
00004928	00000000 00000000			3952+	DS	FD	gap	
00004930	00000000 00000000			3953+V1073	DS	XL16	V1 output	
00004938	00000000 00000000							
00004940	00000000 00000000			3954+	DS	FD	gap	
				3955+*				
00004948				3956+X73	DS	0F		
00004948	B982 0011			3957+	XGR	R1, R1		
0000494C	4110 8E94		00001094	3958+	LA	R1, V1FUDGE	load v1 fudge	
00004950	E711 0000 0006		00000000	3959+	VL	v1, 0(R1)	use v21 to test decoder	
00004956	E310 5010 0014		00000010	3960+	LGF	R1, V2ADDR	load v2 source	
0000495C	E721 0000 0006		00000000	3961+	VL	v2, 0(R1)	use v22 to test decoder	
00004962	E310 5014 0014		00000014	3962+	LGF	R1, V3ADDR	load v3 source	
00004968	E731 0000 0006		00000000	3963+	VL	v3, 0(R1)	use v23 to test decoder	
0000496E	E310 5018 0014		00000018	3964+	LGF	R1, V4ADDR	load v4 source	
00004974	E741 0000 0006		00000000	3965+	VL	v4, 0(R1)	use v24 to test decoder	
0000497A				3968+	DS	0H	E788 VEVAL	
0000497A	E7			3969+	DC	X'E7'	- Vector Evaluate	
0000497B	12			3970+	DC	X'12'	v1, v2	
0000497C	30			3971+	DC	X'30'	v3, reserved	
0000497D	83			3972+	DC	HL1'131'	i5	
0000497E	40			3973+	DC	x'40'	v4, RXB	
0000497F	88			3974+	DC	X'88'		
00004980	E710 5030 000E		00004930	3976+	VST	V1, V1073	save v1 output	
00004986	07FB			3977+	BR	R11	return	
00004988				3978+RE73	DC	0F	xl16 expected result	
00004988				3979+	DR0P	R5		
00004988	11111111 00000000			3980	DC	XL16'11111111 00000000 22222222 CCCCCCCC'	result	
00004990	22222222 CCCCCCCC							
00004998	33333333 55555555			3981	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
000049A0	99999999 AAAAAAAA							
000049A8	11111111 22222222			3982	DC	XL16'11111111 22222222 44444444 88888888'	v3	
000049B0	44444444 88888888							
000049B8	FFFFFFFF EEEEEEEE			3983	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
000049C0	DDDDDDDD BBBB BBBB							
				3984				
				3985	VRI_K	VEVAL, 131		
000049C8				3986+	DS	0FD		
000049C8		000049C8		3987+	USING	*, R5	base for test data and test routine	
000049C8	00004A10			3988+T74	DC	A(X74)	address of test routine	
000049CC	004A			3989+	DC	H'74'	test number	
000049CE	00			3990+	DC	X'00'		
000049CF	83			3991+	DC	HL1'131'	i5	
000049D0	E5C5E5C1 D3404040			3992+	DC	CL8'VEVAL'	instruction name	
000049D8	00004A60			3993+	DC	A(RE74+16)	address of v2 source	
000049DC	00004A70			3994+	DC	A(RE74+32)	address of v3 source	
000049E0	00004A80			3995+	DC	A(RE74+48)	address of v4 source	
000049E4	00000010			3996+	DC	A(16)	result length	
000049E8	00004A50			3997+REA74	DC	A(RE74)	result address	
000049F0	00000000 00000000			3998+	DS	FD	gap	
000049F8	00000000 00000000			3999+V1074	DS	XL16	V1 output	
00004A00	00000000 00000000							
00004A08	00000000 00000000			4000+	DS	FD	gap	
				4001+*				

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004A10				4002+X74	DS	0F			
00004A10	B982 0011			4003+	XGR	R1, R1			
00004A14	4110 8E94		00001094	4004+	LA	R1, V1FUDGE	load v1 fudge		
00004A18	E711 0000 0006		00000000	4005+	VL	v1, 0(R1)	use v21 to test decoder		
00004A1E	E310 5010 0014		00000010	4006+	LGF	R1, V2ADDR	load v2 source		
00004A24	E721 0000 0006		00000000	4007+	VL	v2, 0(R1)	use v22 to test decoder		
00004A2A	E310 5014 0014		00000014	4008+	LGF	R1, V3ADDR	load v3 source		
00004A30	E731 0000 0006		00000000	4009+	VL	v3, 0(R1)	use v23 to test decoder		
00004A36	E310 5018 0014		00000018	4010+	LGF	R1, V4ADDR	load v4 source		
00004A3C	E741 0000 0006		00000000	4011+	VL	v4, 0(R1)	use v24 to test decoder		
00004A42				4014+	DS	0H	E788 VEVAL		
00004A42	E7			4015+	DC	X'E7'	- Vector Evaluate		
00004A43	12			4016+	DC	X'12'	v1, v2		
00004A44	30			4017+	DC	X'30'	v3, reserved		
00004A45	83			4018+	DC	HL1'131'	i5		
00004A46	40			4019+	DC	x'40'	v4, RXB		
00004A47	88			4020+	DC	X'88'			
00004A48	E710 5030 000E		000049F8	4022+	VST	V1, V1074	save v1 output		
00004A4E	07FB			4023+	BR	R11	return		
00004A50				4024+RE74	DC	0F	xl16 expected result		
00004A50				4025+	DR0P	R5			
00004A50	33333333 11111111			4026	DC	XL16'33333333 11111111 44444444 88888888'	result		
00004A58	44444444 88888888								
00004A60	33333333 55555555			4027	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00004A68	66666666 99999999								
00004A70	77777777 BBBB BBBB			4028	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00004A78	DDDD DDDD EEEEEEEE								
00004A80	AAAA AAAA CCCCCCCC			4029	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
00004A88	33333333 55555555								
				4030					
				4031 * i5 = 134:		SEL(A, XOR(B, C), NOR(B, C))			
				4032	VRI_K	VEVAL, 134			
00004A90				4033+	DS	0FD			
00004A90		00004A90		4034+	USING	*, R5	base for test data and test routine		
00004A90	00004AD8			4035+T75	DC	A(X75)	address of test routine		
00004A94	004B			4036+	DC	H'75'	test number		
00004A96	00			4037+	DC	X'00'			
00004A97	86			4038+	DC	HL1'134'	i5		
00004A98	E5C5E5C1 D3404040			4039+	DC	CL8'VEVAL'	instruction name		
00004AA0	00004B28			4040+	DC	A(RE75+16)	address of v2 source		
00004AA4	00004B38			4041+	DC	A(RE75+32)	address of v3 source		
00004AA8	00004B48			4042+	DC	A(RE75+48)	address of v4 source		
00004AAC	00000010			4043+	DC	A(16)	result length		
00004AB0	00004B18			4044+REA75	DC	A(RE75)	result address		
00004AB8	00000000 00000000			4045+	DS	FD	gap		
00004AC0	00000000 00000000			4046+V1075	DS	XL16	V1 output		
00004AC8	00000000 00000000								
00004AD0	00000000 00000000			4047+	DS	FD	gap		
				4048+*					
00004AD8				4049+X75	DS	0F			
00004AD8	B982 0011			4050+	XGR	R1, R1			
00004ADC	4110 8E94		00001094	4051+	LA	R1, V1FUDGE	load v1 fudge		
00004AE0	E711 0000 0006		00000000	4052+	VL	v1, 0(R1)	use v21 to test decoder		
00004AE6	E310 5010 0014		00000010	4053+	LGF	R1, V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00004AEC	E721 0000 0006		00000000	4054+	VL	v2,0(R1)	use v22 to test decoder	
00004AF2	E310 5014 0014		00000014	4055+	LGF	R1,V3ADDR	load v3 source	
00004AF8	E731 0000 0006		00000000	4056+	VL	v3,0(R1)	use v23 to test decoder	
00004AFE	E310 5018 0014		00000018	4057+	LGF	R1,V4ADDR	load v4 source	
00004B04	E741 0000 0006		00000000	4058+	VL	v4,0(R1)	use v24 to test decoder	
00004B0A				4061+	DS	0H	E788 VEVAL	
00004B0A	E7			4062+	DC	X'E7'	- Vector Evaluate	
00004B0B	12			4063+	DC	X'12'	v1, v2	
00004B0C	30			4064+	DC	X'30'	v3, reserved	
00004B0D	86			4065+	DC	HL1'134'	i5	
00004B0E	40			4066+	DC	x'40'	v4, RXB	
00004B0F	88			4067+	DC	X'88'		
00004B10	E710 5030 000E		00004AC0	4069+	VST	V1,V1075	save v1 output	
00004B16	07FB			4070+	BR	R11	return	
00004B18				4071+RE75	DC	0F	xl16 expected result	
00004B18				4072+	DR0P	R5		
00004B18	22222222 44444444			4073	DC	XL16'22222222 44444444 BBBBBBBB 66666666'	result	
00004B20	BBBBBBBB 66666666							
00004B28	33333333 55555555			4074	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00004B30	99999999 AAAAAAAA							
00004B38	11111111 22222222			4075	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00004B40	44444444 88888888							
00004B48	FFFFFFFF EEEEEEEE			4076	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00004B50	DDDDDDDD BBBBBBBB							
				4077				
				4078	VRI_K	VEVAL,134		
00004B58				4079+	DS	0FD		
00004B58		00004B58		4080+	USING	*,R5	base for test data and test routine	
00004B58	00004BA0			4081+T76	DC	A(X76)	address of test routine	
00004B5C	004C			4082+	DC	H'76'	test number	
00004B5E	00			4083+	DC	X'00'		
00004B5F	86			4084+	DC	HL1'134'	i5	
00004B60	E5C5E5C1 D3404040			4085+	DC	CL8'VEVAL'	instruction name	
00004B68	00004BF0			4086+	DC	A(RE76+16)	address of v2 source	
00004B6C	00004C00			4087+	DC	A(RE76+32)	address of v3 source	
00004B70	00004C10			4088+	DC	A(RE76+48)	address of v4 source	
00004B74	00000010			4089+	DC	A(16)	result length	
00004B78	00004BE0			4090+REA76	DC	A(RE76)	result address	
00004B80	00000000 00000000			4091+	DS	FD	gap	
00004B88	00000000 00000000			4092+V1076	DS	XL16	V1 output	
00004B90	00000000 00000000							
00004B98	00000000 00000000			4093+	DS	FD	gap	
				4094+*				
00004BA0				4095+X76	DS	0F		
00004BA0	B982 0011			4096+	XGR	R1,R1		
00004BA4	4110 8E94		00001094	4097+	LA	R1,V1FUDGE	load v1 fudge	
00004BA8	E711 0000 0006		00000000	4098+	VL	v1,0(R1)	use v21 to test decoder	
00004BAE	E310 5010 0014		00000010	4099+	LGF	R1,V2ADDR	load v2 source	
00004BB4	E721 0000 0006		00000000	4100+	VL	v2,0(R1)	use v22 to test decoder	
00004BBA	E310 5014 0014		00000014	4101+	LGF	R1,V3ADDR	load v3 source	
00004BC0	E731 0000 0006		00000000	4102+	VL	v3,0(R1)	use v23 to test decoder	
00004BC6	E310 5018 0014		00000018	4103+	LGF	R1,V4ADDR	load v4 source	
00004BCC	E741 0000 0006		00000000	4104+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004BD2				4107+	DS	0H		E788 VEVAL	
00004BD2	E7			4108+	DC	X'E7'		- Vector Evaluate	
00004BD3	12			4109+	DC	X'12'		v1, v2	
00004BD4	30			4110+	DC	X'30'		v3, reserved	
00004BD5	86			4111+	DC	HL1'134'		i5	
00004BD6	40			4112+	DC	x'40'		v4, RXB	
00004BD7	88			4113+	DC	X'88'			
00004BD8	E710 5030 000E		00004B88	4115+	VST	V1,V1076		save v1 output	
00004BDE	07FB			4116+	BR	R11		return	
00004BE0				4117+RE76	DC	0F		xl16 expected result	
00004BE0				4118+	DR0P	R5			
00004BE0	11111111 55555555			4119	DC	XL16'11111111 55555555 66666666 99999999'		result	
00004BE8	66666666 99999999								
00004BF0	33333333 55555555			4120	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00004BF8	66666666 99999999								
00004C00	77777777 BBBB BBBB			4121	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00004C08	DDDDDDDD EEEEEEEE								
00004C10	AAAAAAAA CCCCCCCC			4122	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00004C18	33333333 55555555								
				4123					
				4124 * i5 = 135:		NXOR(A,OR(B,C))			
				4125	VRI_K	VEVAL,135			
00004C20				4126+	DS	0FD			
00004C20		00004C20		4127+	USING	*,R5		base for test data and test routine	
00004C20	00004C68			4128+T77	DC	A(X77)		address of test routine	
00004C24	004D			4129+	DC	H'77'		test number	
00004C26	00			4130+	DC	X'00'			
00004C27	87			4131+	DC	HL1'135'		i5	
00004C28	E5C5E5C1 D3404040			4132+	DC	CL8'VEVAL'		instruction name	
00004C30	00004CB8			4133+	DC	A(RE77+16)		address of v2 source	
00004C34	00004CC8			4134+	DC	A(RE77+32)		address of v3 source	
00004C38	00004CD8			4135+	DC	A(RE77+48)		address of v4 source	
00004C3C	00000010			4136+	DC	A(16)		result length	
00004C40	00004CA8			4137+REA77	DC	A(RE77)		result address	
00004C48	00000000 00000000			4138+	DS	FD		gap	
00004C50	00000000 00000000			4139+V1077	DS	XL16		V1 output	
00004C58	00000000 00000000								
00004C60	00000000 00000000			4140+	DS	FD		gap	
				4141+*					
00004C68				4142+X77	DS	0F			
00004C68	B982 0011			4143+	XGR	R1,R1			
00004C6C	4110 8E94		00001094	4144+	LA	R1,V1FUDGE		load v1 fudge	
00004C70	E711 0000 0006		00000000	4145+	VL	v1,0(R1)		use v21 to test decoder	
00004C76	E310 5010 0014		00000010	4146+	LGF	R1,V2ADDR		load v2 source	
00004C7C	E721 0000 0006		00000000	4147+	VL	v2,0(R1)		use v22 to test decoder	
00004C82	E310 5014 0014		00000014	4148+	LGF	R1,V3ADDR		load v3 source	
00004C88	E731 0000 0006		00000000	4149+	VL	v3,0(R1)		use v23 to test decoder	
00004C8E	E310 5018 0014		00000018	4150+	LGF	R1,V4ADDR		load v4 source	
00004C94	E741 0000 0006		00000000	4151+	VL	v4,0(R1)		use v24 to test decoder	
00004C9A				4154+	DS	0H		E788 VEVAL	
00004C9A	E7			4155+	DC	X'E7'		- Vector Evaluate	
00004C9B	12			4156+	DC	X'12'		v1, v2	
00004C9C	30			4157+	DC	X'30'		v3, reserved	
00004C9D	87			4158+	DC	HL1'135'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004C9E	40			4159+	DC	x'40'	v4, RXB		
00004C9F	88			4160+	DC	X'88'			
00004CA0	E710 5030 000E		00004C50	4162+	VST	V1,V1077	save v1 output		
00004CA6	07FB			4163+	BR	R11	return		
00004CA8				4164+RE77	DC	0F	xl16 expected result		
00004CA8				4165+	DR0P	R5			
00004CA8	33333333 44444444			4166	DC	XL16'33333333 44444444 BBBBBBBB EEEEEEEE'	result		
00004CB0	BBBBBBBB EEEEEEEE								
00004CB8	33333333 55555555			4167	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00004CC0	99999999 AAAAAAAA								
00004CC8	11111111 22222222			4168	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00004CD0	44444444 88888888								
00004CD8	FFFFFFFF EEEEEEEE			4169	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00004CE0	DDDDDDDD BBBBBBBB								
				4170					
				4171	VRI_K	VEVAL, 135			
00004CE8				4172+	DS	0FD			
00004CE8		00004CE8		4173+	USING	*,R5	base for test data and test routine		
00004CE8	00004D30			4174+T78	DC	A(X78)	address of test routine		
00004CEC	004E			4175+	DC	H'78'	test number		
00004CEE	00			4176+	DC	X'00'			
00004CEF	87			4177+	DC	HL1'135'	i5		
00004CF0	E5C5E5C1 D3404040			4178+	DC	CL8'VEVAL'	instruction name		
00004CF8	00004D80			4179+	DC	A(RE78+16)	address of v2 source		
00004CFC	00004D90			4180+	DC	A(RE78+32)	address of v3 source		
00004D00	00004DA0			4181+	DC	A(RE78+48)	address of v4 source		
00004D04	00000010			4182+	DC	A(16)	result length		
00004D08	00004D70			4183+REA78	DC	A(RE78)	result address		
00004D10	00000000 00000000			4184+	DS	FD	gap		
00004D18	00000000 00000000			4185+V1078	DS	XL16	V1 output		
00004D20	00000000 00000000								
00004D28	00000000 00000000			4186+	DS	FD	gap		
				4187+*					
00004D30				4188+X78	DS	0F			
00004D30	B982 0011			4189+	XGR	R1,R1			
00004D34	4110 8E94		00001094	4190+	LA	R1,V1FUDGE	load v1 fudge		
00004D38	E711 0000 0006		00000000	4191+	VL	v1,0(R1)	use v21 to test decoder		
00004D3E	E310 5010 0014		00000010	4192+	LGF	R1,V2ADDR	load v2 source		
00004D44	E721 0000 0006		00000000	4193+	VL	v2,0(R1)	use v22 to test decoder		
00004D4A	E310 5014 0014		00000014	4194+	LGF	R1,V3ADDR	load v3 source		
00004D50	E731 0000 0006		00000000	4195+	VL	v3,0(R1)	use v23 to test decoder		
00004D56	E310 5018 0014		00000018	4196+	LGF	R1,V4ADDR	load v4 source		
00004D5C	E741 0000 0006		00000000	4197+	VL	v4,0(R1)	use v24 to test decoder		
00004D62				4200+	DS	0H	E788 VEVAL		
00004D62	E7			4201+	DC	X'E7'	- Vector Evaluate		
00004D63	12			4202+	DC	X'12'	v1, v2		
00004D64	30			4203+	DC	X'30'	v3, reserved		
00004D65	87			4204+	DC	HL1'135'	i5		
00004D66	40			4205+	DC	x'40'	v4, RXB		
00004D67	88			4206+	DC	X'88'			
00004D68	E710 5030 000E		00004D18	4208+	VST	V1,V1078	save v1 output		
00004D6E	07FB			4209+	BR	R11	return		
00004D70				4210+RE78	DC	0F	xl16 expected result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004D70				4211+	DROP	R5			
00004D70	33333333 55555555			4212	DC	XL16'	33333333 55555555 66666666 99999999'	result	
00004D78	66666666 99999999								
00004D80	33333333 55555555			4213	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00004D88	66666666 99999999								
00004D90	77777777 BBBB BBBB			4214	DC	XL16'	77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00004D98	DDDD DDDD EEEEEEEE								
00004DA0	AAAA AAAAA CCCCCCCC			4215	DC	XL16'	AAAA AAAAA CCCCCCCC 33333333 55555555'	v4	
00004DA8	33333333 55555555								
				4216					
				4217					
				4218 * Row 17					
				4219 * i5 = 140:		SEL(A,NOT(B),NOR(B,C))			
				4220	VRI_K	VEVAL,140			
00004DB0				4221+	DS	0FD			
00004DB0		00004DB0		4222+	USING	*,R5		base for test data and test routine	
00004DB0	00004DF8			4223+T79	DC	A(X79)		address of test routine	
00004DB4	004F			4224+	DC	H'79'		test number	
00004DB6	00			4225+	DC	X'00'			
00004DB7	8C			4226+	DC	HL1'140'		i5	
00004DB8	E5C5E5C1 D3404040			4227+	DC	CL8'VEVAL'		instruction name	
00004DC0	00004E48			4228+	DC	A(RE79+16)		address of v2 source	
00004DC4	00004E58			4229+	DC	A(RE79+32)		address of v3 source	
00004DC8	00004E68			4230+	DC	A(RE79+48)		address of v4 source	
00004DCC	00000010			4231+	DC	A(16)		result length	
00004DD0	00004E38			4232+REA79	DC	A(RE79)		result address	
00004DD8	00000000 00000000			4233+	DS	FD		gap	
00004DE0	00000000 00000000			4234+V1079	DS	XL16		V1 output	
00004DE8	00000000 00000000								
00004DF0	00000000 00000000			4235+	DS	FD		gap	
				4236+*					
00004DF8				4237+X79	DS	0F			
00004DF8	B982 0011			4238+	XGR	R1,R1			
00004DFC	4110 8E94		00001094	4239+	LA	R1,V1FUDGE		load v1 fudge	
00004E00	E711 0000 0006		00000000	4240+	VL	v1,0(R1)		use v21 to test decoder	
00004E06	E310 5010 0014		00000010	4241+	LGF	R1,V2ADDR		load v2 source	
00004E0C	E721 0000 0006		00000000	4242+	VL	v2,0(R1)		use v22 to test decoder	
00004E12	E310 5014 0014		00000014	4243+	LGF	R1,V3ADDR		load v3 source	
00004E18	E731 0000 0006		00000000	4244+	VL	v3,0(R1)		use v23 to test decoder	
00004E1E	E310 5018 0014		00000018	4245+	LGF	R1,V4ADDR		load v4 source	
00004E24	E741 0000 0006		00000000	4246+	VL	v4,0(R1)		use v24 to test decoder	
00004E2A				4249+	DS	0H		E788 VEVAL	
00004E2A	E7			4250+	DC	X'E7'		- Vector Evaluate	
00004E2B	12			4251+	DC	X'12'		v1, v2	
00004E2C	30			4252+	DC	X'30'		v3, reserved	
00004E2D	8C			4253+	DC	HL1'140'		i5	
00004E2E	40			4254+	DC	x'40'		v4, RXB	
00004E2F	88			4255+	DC	X'88'			
00004E30	E710 5030 000E		00004DE0	4257+	VST	V1,V1079		save v1 output	
00004E36	07FB			4258+	BR	R11		return	
00004E38				4259+RE79	DC	0F		xl16 expected result	
00004E38				4260+	DROP	R5			
00004E38	22222222 55555555			4261	DC	XL16'	22222222 55555555 BBBB BBBB 66666666'	result	
00004E40	BBBB BBBB 66666666								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00004E48	33333333	55555555		4262	DC	XL16'	33333333	55555555	99999999	AAAAAAA' v2
00004E50	99999999	AAAAAAA								
00004E58	11111111	22222222		4263	DC	XL16'	11111111	22222222	44444444	88888888' v3
00004E60	44444444	88888888								
00004E68	FFFFFFFF	EEEEEEEE		4264	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD	BBBBBBBB' v4
00004E70	DDDDDDDD	BBBBBBBB								
				4265						
				4266	VRI_K	VEVAL, 140				
00004E78				4267+	DS	0FD				
00004E78			00004E78	4268+	USING	*, R5				base for test data and test routine
00004E78	00004EC0			4269+T80	DC	A(X80)				address of test routine
00004E7C	0050			4270+	DC	H'80'				test number
00004E7E	00			4271+	DC	X'00'				
00004E7F	8C			4272+	DC	HL1'140'				i5
00004E80	E5C5E5C1	D3404040		4273+	DC	CL8'VEVAL'				instruction name
00004E88	00004F10			4274+	DC	A(RE80+16)				address of v2 source
00004E8C	00004F20			4275+	DC	A(RE80+32)				address of v3 source
00004E90	00004F30			4276+	DC	A(RE80+48)				address of v4 source
00004E94	00000010			4277+	DC	A(16)				result length
00004E98	00004F00			4278+REA80	DC	A(RE80)				result address
00004EA0	00000000	00000000		4279+	DS	FD				gap
00004EA8	00000000	00000000		4280+V1080	DS	XL16				V1 output
00004EB0	00000000	00000000								
00004EB8	00000000	00000000		4281+	DS	FD				gap
				4282+*						
00004EC0				4283+X80	DS	0F				
00004EC0	B982 0011			4284+	XGR	R1, R1				
00004EC4	4110 8E94		00001094	4285+	LA	R1, V1FUDGE				load v1 fudge
00004EC8	E711 0000 0006		00000000	4286+	VL	v1, 0(R1)				use v21 to test decoder
00004ECE	E310 5010 0014		00000010	4287+	LGF	R1, V2ADDR				load v2 source
00004ED4	E721 0000 0006		00000000	4288+	VL	v2, 0(R1)				use v22 to test decoder
00004EDA	E310 5014 0014		00000014	4289+	LGF	R1, V3ADDR				load v3 source
00004EE0	E731 0000 0006		00000000	4290+	VL	v3, 0(R1)				use v23 to test decoder
00004EE6	E310 5018 0014		00000018	4291+	LGF	R1, V4ADDR				load v4 source
00004EEC	E741 0000 0006		00000000	4292+	VL	v4, 0(R1)				use v24 to test decoder
00004EF2				4295+	DS	0H				E788 VEVAL
00004EF2	E7			4296+	DC	X'E7'				- Vector Evaluate
00004EF3	12			4297+	DC	X'12'				v1, v2
00004EF4	30			4298+	DC	X'30'				v3, reserved
00004EF5	8C			4299+	DC	HL1'140'				i5
00004EF6	40			4300+	DC	x'40'				v4, RXB
00004EF7	88			4301+	DC	X'88'				
00004EF8	E710 5030 000E		00004EA8	4303+	VST	V1, V1080				save v1 output
00004EFE	07FB			4304+	BR	R11				return
00004F00				4305+RE80	DC	0F				xl16 expected result
00004F00				4306+	DROP	R5				
00004F00	00000000	44444444		4307	DC	XL16'	00000000	44444444	22222222	11111111' result
00004F08	22222222	11111111								
00004F10	33333333	55555555		4308	DC	XL16'	33333333	55555555	66666666	99999999' v2
00004F18	66666666	99999999								
00004F20	77777777	BBBBBBBB		4309	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD	EEEEEEEE' v3
00004F28	DDDDDDDD	EEEEEEEE								
00004F30	AAAAAAA	CCCCCCCC		4310	DC	XL16'	AAAAAAA	CCCCCCCC	33333333	55555555' v4
00004F38	33333333	55555555								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				4311					
				4312 * i5 = 142:	SEL (A, NAND(B, C), NOR(B, C))				
				4313	VRI_K VEVAL, 142				
00004F40				4314+	DS 0FD				
00004F40		00004F40		4315+	USING *, R5	base for test data and test routine			
00004F40	00004F88			4316+T81	DC A(X81)	address of test routine			
00004F44	0051			4317+	DC H'81'	test number			
00004F46	00			4318+	DC X'00'				
00004F47	8E			4319+	DC HL1'142'	i5			
00004F48	E5C5E5C1 D3404040			4320+	DC CL8'VEVAL'	instruction name			
00004F50	00004FD8			4321+	DC A(RE81+16)	address of v2 source			
00004F54	00004FE8			4322+	DC A(RE81+32)	address of v3 source			
00004F58	00004FF8			4323+	DC A(RE81+48)	address of v4 source			
00004F5C	00000010			4324+	DC A(16)	result length			
00004F60	00004FC8			4325+REA81	DC A(RE81)	result address			
00004F68	00000000 00000000			4326+	DS FD	gap			
00004F70	00000000 00000000			4327+V1081	DS XL16	V1 output			
00004F78	00000000 00000000								
00004F80	00000000 00000000			4328+	DS FD	gap			
				4329+*					
00004F88				4330+X81	DS 0F				
00004F88	B982 0011			4331+	XGR R1, R1				
00004F8C	4110 8E94		00001094	4332+	LA R1, V1FUDGE	load v1 fudge			
00004F90	E711 0000 0006		00000000	4333+	VL v1, 0(R1)	use v21 to test decoder			
00004F96	E310 5010 0014		00000010	4334+	LGF R1, V2ADDR	load v2 source			
00004F9C	E721 0000 0006		00000000	4335+	VL v2, 0(R1)	use v22 to test decoder			
00004FA2	E310 5014 0014		00000014	4336+	LGF R1, V3ADDR	load v3 source			
00004FA8	E731 0000 0006		00000000	4337+	VL v3, 0(R1)	use v23 to test decoder			
00004FAE	E310 5018 0014		00000018	4338+	LGF R1, V4ADDR	load v4 source			
00004FB4	E741 0000 0006		00000000	4339+	VL v4, 0(R1)	use v24 to test decoder			
00004FBA				4342+	DS 0H	E788 VEVAL			
00004FBA	E7			4343+	DC X'E7'	- Vector Evaluate			
00004FBB	12			4344+	DC X'12'	v1, v2			
00004FBC	30			4345+	DC X'30'	v3, reserved			
00004FBD	8E			4346+	DC HL1'142'	i5			
00004FBE	40			4347+	DC x'40'	v4, RXB			
00004FBF	88			4348+	DC X'88'				
00004FC0	E710 5030 000E		00004F70	4350+	VST V1, V1081	save v1 output			
00004FC6	07FB			4351+	BR R11	return			
00004FC8				4352+RE81	DC 0F	xl16 expected result			
00004FC8				4353+	DROP R5				
00004FC8	22222222 55555555			4354	DC XL16'22222222 55555555 BBBBBBBB 66666666'	result			
00004FD0	BBBBBBBB 66666666								
00004FD8	33333333 55555555			4355	DC XL16'33333333 55555555 99999999 AAAAAAAA'	v2			
00004FE0	99999999 AAAAAAAA								
00004FE8	11111111 22222222			4356	DC XL16'11111111 22222222 44444444 88888888'	v3			
00004FF0	44444444 88888888								
00004FF8	FFFFFFFF EEEEEEEE			4357	DC XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4			
00005000	DDDDDDDD BBBBBBBB								
				4358					
				4359	VRI_K VEVAL, 142				
00005008				4360+	DS 0FD				
00005008		00005008		4361+	USING *, R5	base for test data and test routine			
00005008	00005050			4362+T82	DC A(X82)	address of test routine			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000500C	0052			4363+	DC	H'82'		test number	
0000500E	00			4364+	DC	X'00'			
0000500F	8E			4365+	DC	HL1'142'		i5	
00005010	E5C5E5C1 D3404040			4366+	DC	CL8'VEVAL'		instruction name	
00005018	000050A0			4367+	DC	A(RE82+16)		address of v2 source	
0000501C	000050B0			4368+	DC	A(RE82+32)		address of v3 source	
00005020	000050C0			4369+	DC	A(RE82+48)		address of v4 source	
00005024	00000010			4370+	DC	A(16)		result length	
00005028	00005090			4371+REA82	DC	A(RE82)		result address	
00005030	00000000 00000000			4372+	DS	FD		gap	
00005038	00000000 00000000			4373+V1082	DS	XL16		V1 output	
00005040	00000000 00000000								
00005048	00000000 00000000			4374+	DS	FD		gap	
				4375+*					
00005050				4376+X82	DS	0F			
00005050	B982 0011			4377+	XGR	R1,R1			
00005054	4110 8E94		00001094	4378+	LA	R1,V1FUDGE		load v1 fudge	
00005058	E711 0000 0006		00000000	4379+	VL	v1,0(R1)		use v21 to test decoder	
0000505E	E310 5010 0014		00000010	4380+	LGF	R1,V2ADDR		load v2 source	
00005064	E721 0000 0006		00000000	4381+	VL	v2,0(R1)		use v22 to test decoder	
0000506A	E310 5014 0014		00000014	4382+	LGF	R1,V3ADDR		load v3 source	
00005070	E731 0000 0006		00000000	4383+	VL	v3,0(R1)		use v23 to test decoder	
00005076	E310 5018 0014		00000018	4384+	LGF	R1,V4ADDR		load v4 source	
0000507C	E741 0000 0006		00000000	4385+	VL	v4,0(R1)		use v24 to test decoder	
00005082				4388+	DS	0H		E788 VEVAL	
00005082	E7			4389+	DC	X'E7'		- Vector Evaluate	
00005083	12			4390+	DC	X'12'		v1, v2	
00005084	30			4391+	DC	X'30'		v3, reserved	
00005085	8E			4392+	DC	HL1'142'		i5	
00005086	40			4393+	DC	x'40'		v4, RXB	
00005087	88			4394+	DC	X'88'			
00005088	E710 5030 000E		00005038	4396+	VST	V1,V1082		save v1 output	
0000508E	07FB			4397+	BR	R11		return	
00005090				4398+RE82	DC	0F		xl16 expected result	
00005090				4399+	DROP	R5			
00005090	11111111 55555555			4400	DC	XL16'11111111 55555555 66666666 99999999'		result	
00005098	66666666 99999999								
000050A0	33333333 55555555			4401	DC	XL16'33333333 55555555 66666666 99999999'		v2	
000050A8	66666666 99999999								
000050B0	77777777 BBBB BBBB			4402	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
000050B8	DDDDDDDD EEEEEEEE								
000050C0	AAAAAAAA CCCCCCCC			4403	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
000050C8	33333333 55555555								
				4404					
				4405 * i5 = 143:		OR(A,NOR(B,C))			
				4406	VRI_K	VEVAL,143			
000050D0				4407+	DS	0FD			
000050D0		000050D0		4408+	USING	*,R5		base for test data and test routine	
000050D0	00005118			4409+T83	DC	A(X83)		address of test routine	
000050D4	0053			4410+	DC	H'83'		test number	
000050D6	00			4411+	DC	X'00'			
000050D7	8F			4412+	DC	HL1'143'		i5	
000050D8	E5C5E5C1 D3404040			4413+	DC	CL8'VEVAL'		instruction name	
000050E0	00005168			4414+	DC	A(RE83+16)		address of v2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000050E4	00005178			4415+	DC	A(RE83+32)	address of v3 source		
000050E8	00005188			4416+	DC	A(RE83+48)	address of v4 source		
000050EC	00000010			4417+	DC	A(16)	result length		
000050F0	00005158			4418+REA83	DC	A(RE83)	result address		
000050F8	00000000 00000000			4419+	DS	FD	gap		
00005100	00000000 00000000			4420+V1083	DS	XL16	V1 output		
00005108	00000000 00000000								
00005110	00000000 00000000			4421+	DS	FD	gap		
				4422+*					
00005118				4423+X83	DS	0F			
00005118	B982 0011			4424+	XGR	R1, R1			
0000511C	4110 8E94		00001094	4425+	LA	R1, V1FUDGE	load v1 fudge		
00005120	E711 0000 0006		00000000	4426+	VL	v1, 0(R1)	use v21 to test decoder		
00005126	E310 5010 0014		00000010	4427+	LGF	R1, V2ADDR	load v2 source		
0000512C	E721 0000 0006		00000000	4428+	VL	v2, 0(R1)	use v22 to test decoder		
00005132	E310 5014 0014		00000014	4429+	LGF	R1, V3ADDR	load v3 source		
00005138	E731 0000 0006		00000000	4430+	VL	v3, 0(R1)	use v23 to test decoder		
0000513E	E310 5018 0014		00000018	4431+	LGF	R1, V4ADDR	load v4 source		
00005144	E741 0000 0006		00000000	4432+	VL	v4, 0(R1)	use v24 to test decoder		
0000514A				4435+	DS	0H	E788 VEVAL		
0000514A	E7			4436+	DC	X'E7'	- Vector Evaluate		
0000514B	12			4437+	DC	X'12'	v1, v2		
0000514C	30			4438+	DC	X'30'	v3, reserved		
0000514D	8F			4439+	DC	HL1'143'	i5		
0000514E	40			4440+	DC	x'40'	v4, RXB		
0000514F	88			4441+	DC	X'88'			
00005150	E710 5030 000E		00005100	4443+	VST	V1, V1083	save v1 output		
00005156	07FB			4444+	BR	R11	return		
00005158				4445+RE83	DC	0F	xl16 expected result		
00005158				4446+	DROP	R5			
00005158	33333333 55555555			4447	DC	XL16'33333333 55555555 BBBBBBBB EEEEEEEE'	result		
00005160	BBBBBBBB EEEEEEEE								
00005168	33333333 55555555			4448	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00005170	99999999 AAAAAAAA								
00005178	11111111 22222222			4449	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00005180	44444444 88888888								
00005188	FFFFFFFF EEEEEEEE			4450	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00005190	DDDDDDDD BBBBBBBB								
				4451					
00005198				4452	VRI_K	VEVAL, 143			
00005198		00005198		4453+	DS	0FD			
00005198	000051E0			4454+	USING	*, R5	base for test data and test routine		
00005198	0054			4455+T84	DC	A(X84)	address of test routine		
0000519C	00			4456+	DC	H'84'	test number		
0000519E	00			4457+	DC	X'00'			
0000519F	8F			4458+	DC	HL1'143'	i5		
000051A0	E5C5E5C1 D3404040			4459+	DC	CL8'VEVAL'	instruction name		
000051A8	00005230			4460+	DC	A(RE84+16)	address of v2 source		
000051AC	00005240			4461+	DC	A(RE84+32)	address of v3 source		
000051B0	00005250			4462+	DC	A(RE84+48)	address of v4 source		
000051B4	00000010			4463+	DC	A(16)	result length		
000051B8	00005220			4464+REA84	DC	A(RE84)	result address		
000051C0	00000000 00000000			4465+	DS	FD	gap		
000051C8	00000000 00000000			4466+V1084	DS	XL16	V1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000051D0	00000000 00000000									
000051D8	00000000 00000000			4467+	DS	FD	gap			
				4468+*						
000051E0				4469+X84	DS	0F				
000051E0	B982 0011			4470+	XGR	R1,R1				
000051E4	4110 8E94		00001094	4471+	LA	R1,V1FUDGE	load v1 fudge			
000051E8	E711 0000 0006		00000000	4472+	VL	v1,0(R1)	use v21 to test decoder			
000051EE	E310 5010 0014		00000010	4473+	LGF	R1,V2ADDR	load v2 source			
000051F4	E721 0000 0006		00000000	4474+	VL	v2,0(R1)	use v22 to test decoder			
000051FA	E310 5014 0014		00000014	4475+	LGF	R1,V3ADDR	load v3 source			
00005200	E731 0000 0006		00000000	4476+	VL	v3,0(R1)	use v23 to test decoder			
00005206	E310 5018 0014		00000018	4477+	LGF	R1,V4ADDR	load v4 source			
0000520C	E741 0000 0006		00000000	4478+	VL	v4,0(R1)	use v24 to test decoder			
00005212				4481+	DS	0H	E788 VEVAL			
00005212	E7			4482+	DC	X'E7'	- Vector Evaluate			
00005213	12			4483+	DC	X'12'	v1, v2			
00005214	30			4484+	DC	X'30'	v3, reserved			
00005215	8F			4485+	DC	HL1'143'	i5			
00005216	40			4486+	DC	x'40'	v4, RXB			
00005217	88			4487+	DC	X'88'				
00005218	E710 5030 000E		000051C8	4489+	VST	V1,V1084	save v1 output			
0000521E	07FB			4490+	BR	R11	return			
00005220				4491+RE84	DC	0F	xl16 expected result			
00005220				4492+	DR0P	R5				
00005220	33333333 55555555			4493	DC	XL16'33333333 55555555 66666666 99999999'	result			
00005228	66666666 99999999									
00005230	33333333 55555555			4494	DC	XL16'33333333 55555555 66666666 99999999'	v2			
00005238	66666666 99999999									
00005240	77777777 BBBB BBBB			4495	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3			
00005248	DDDD DDDD EEEEEEEE									
00005250	AAAA AAAA CCCCCCCC			4496	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4			
00005258	33333333 55555555									
				4497						
				4498						
				4499 * Row 18						
				4500 * i5 = 144:		NOR(A,XOR(B,C))				
				4501	VRI_K	VEVAL,144				
00005260				4502+	DS	0FD				
00005260		00005260		4503+	USING	*,R5	base for test data and test routine			
00005260	000052A8			4504+T85	DC	A(X85)	address of test routine			
00005264	0055			4505+	DC	H'85'	test number			
00005266	00			4506+	DC	X'00'				
00005267	90			4507+	DC	HL1'144'	i5			
00005268	E5C5E5C1 D3404040			4508+	DC	CL8'VEVAL'	instruction name			
00005270	000052F8			4509+	DC	A(RE85+16)	address of v2 source			
00005274	00005308			4510+	DC	A(RE85+32)	address of v3 source			
00005278	00005318			4511+	DC	A(RE85+48)	address of v4 source			
0000527C	00000010			4512+	DC	A(16)	result length			
00005280	000052E8			4513+REA85	DC	A(RE85)	result address			
00005288	00000000 00000000			4514+	DS	FD	gap			
00005290	00000000 00000000			4515+V1085	DS	XL16	V1 output			
00005298	00000000 00000000									
000052A0	00000000 00000000			4516+	DS	FD	gap			
				4517+*						

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000052A8				4518+X85	DS	0F			
000052A8	B982 0011			4519+	XGR	R1, R1			
000052AC	4110 8E94		00001094	4520+	LA	R1, V1FUDGE	load v1 fudge		
000052B0	E711 0000 0006		00000000	4521+	VL	v1, 0(R1)	use v21 to test decoder		
000052B6	E310 5010 0014		00000010	4522+	LGF	R1, V2ADDR	load v2 source		
000052BC	E721 0000 0006		00000000	4523+	VL	v2, 0(R1)	use v22 to test decoder		
000052C2	E310 5014 0014		00000014	4524+	LGF	R1, V3ADDR	load v3 source		
000052C8	E731 0000 0006		00000000	4525+	VL	v3, 0(R1)	use v23 to test decoder		
000052CE	E310 5018 0014		00000018	4526+	LGF	R1, V4ADDR	load v4 source		
000052D4	E741 0000 0006		00000000	4527+	VL	v4, 0(R1)	use v24 to test decoder		
000052DA				4530+	DS	0H	E788 VEVAL		
000052DA	E7			4531+	DC	X'E7'	- Vector Evaluate		
000052DB	12			4532+	DC	X'12'	v1, v2		
000052DC	30			4533+	DC	X'30'	v3, reserved		
000052DD	90			4534+	DC	HL1'144'	i5		
000052DE	40			4535+	DC	x'40'	v4, RXB		
000052DF	88			4536+	DC	X'88'			
000052E0	E710 5030 000E		00005290	4538+	VST	V1, V1085	save v1 output		
000052E6	07FB			4539+	BR	R11	return		
000052E8				4540+RE85	DC	0F	xl16 expected result		
000052E8				4541+	DR0P	R5			
000052E8	00000000 22222222			4542	DC	XL16'00000000 22222222 66666666 44444444'	result		
000052F0	66666666 44444444								
000052F8	33333333 55555555			4543	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00005300	99999999 AAAAAAAA								
00005308	11111111 22222222			4544	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00005310	44444444 88888888								
00005318	FFFFFFFF EEEEEEEE			4545	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00005320	DDDDDDDD BBBB BBBB								
00005328				4546					
00005328				4547	VRI_K	VEVAL, 144			
00005328		00005328		4548+	DS	0FD			
00005328	00005370			4549+	USING	*, R5	base for test data and test routine		
00005328	00056			4550+T86	DC	A(X86)	address of test routine		
0000532C	00			4551+	DC	H'86'	test number		
0000532E	00			4552+	DC	X'00'			
0000532F	90			4553+	DC	HL1'144'	i5		
00005330	E5C5E5C1 D3404040			4554+	DC	CL8'VEVAL'	instruction name		
00005338	000053C0			4555+	DC	A(RE86+16)	address of v2 source		
0000533C	000053D0			4556+	DC	A(RE86+32)	address of v3 source		
00005340	000053E0			4557+	DC	A(RE86+48)	address of v4 source		
00005344	00000010			4558+	DC	A(16)	result length		
00005348	000053B0			4559+REA86	DC	A(RE86)	result address		
00005350	00000000 00000000			4560+	DS	FD	gap		
00005358	00000000 00000000			4561+V1086	DS	XL16	V1 output		
00005360	00000000 00000000								
00005368	00000000 00000000			4562+	DS	FD	gap		
00005370				4563+*					
00005370	B982 0011			4564+X86	DS	0F			
00005370	B982 0011			4565+	XGR	R1, R1			
00005374	4110 8E94		00001094	4566+	LA	R1, V1FUDGE	load v1 fudge		
00005378	E711 0000 0006		00000000	4567+	VL	v1, 0(R1)	use v21 to test decoder		
0000537E	E310 5010 0014		00000010	4568+	LGF	R1, V2ADDR	load v2 source		
00005384	E721 0000 0006		00000000	4569+	VL	v2, 0(R1)	use v22 to test decoder		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000538A	E310 5014 0014		00000014	4570+	LGF	R1,V3ADDR	load v3 source	
00005390	E731 0000 0006		00000000	4571+	VL	v3,0(R1)	use v23 to test decoder	
00005396	E310 5018 0014		00000018	4572+	LGF	R1,V4ADDR	load v4 source	
0000539C	E741 0000 0006		00000000	4573+	VL	v4,0(R1)	use v24 to test decoder	
000053A2				4576+	DS	0H	E788 VEVAL	
000053A2	E7			4577+	DC	X'E7'	- Vector Evaluate	
000053A3	12			4578+	DC	X'12'	v1, v2	
000053A4	30			4579+	DC	X'30'	v3, reserved	
000053A5	90			4580+	DC	HL1'144'	i5	
000053A6	40			4581+	DC	x'40'	v4, RXB	
000053A7	88			4582+	DC	X'88'		
000053A8	E710 5030 000E		00005358	4584+	VST	V1,V1086	save v1 output	
000053AE	07FB			4585+	BR	R11	return	
000053B0				4586+RE86	DC	0F	xl16 expected result	
000053B0				4587+	DR0P	R5		
000053B0	00000000 88888888			4588	DC	XL16'00000000 88888888 11111111 44444444'	result	
000053B8	11111111 44444444							
000053C0	33333333 55555555			4589	DC	XL16'33333333 55555555 66666666 99999999'	v2	
000053C8	66666666 99999999							
000053D0	77777777 BBBB BBBB			4590	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
000053D8	DDDD DDDD EEEEEEEE							
000053E0	AAAA AAAAA CCCCCCCC			4591	DC	XL16'AAAA AAAAA CCCCCCCC 33333333 55555555'	v4	
000053E8	33333333 55555555							
				4592				
				4593 * i5 = 150:		NXOR(A,B,C)		
				4594	VRI_K	VEVAL,150		
000053F0				4595+	DS	0FD		
000053F0		000053F0		4596+	USING	*,R5	base for test data and test routine	
000053F0	00005438			4597+T87	DC	A(X87)	address of test routine	
000053F4	0057			4598+	DC	H'87'	test number	
000053F6	00			4599+	DC	X'00'		
000053F7	96			4600+	DC	HL1'150'	i5	
000053F8	E5C5E5C1 D3404040			4601+	DC	CL8'VEVAL'	instruction name	
00005400	00005488			4602+	DC	A(RE87+16)	address of v2 source	
00005404	00005498			4603+	DC	A(RE87+32)	address of v3 source	
00005408	000054A8			4604+	DC	A(RE87+48)	address of v4 source	
0000540C	00000010			4605+	DC	A(16)	result length	
00005410	00005478			4606+REA87	DC	A(RE87)	result address	
00005418	00000000 00000000			4607+	DS	FD	gap	
00005420	00000000 00000000			4608+V1087	DS	XL16	V1 output	
00005428	00000000 00000000							
00005430	00000000 00000000			4609+	DS	FD	gap	
				4610+*				
00005438				4611+X87	DS	0F		
00005438	B982 0011			4612+	XGR	R1,R1		
0000543C	4110 8E94		00001094	4613+	LA	R1,V1FUDGE	load v1 fudge	
00005440	E711 0000 0006		00000000	4614+	VL	v1,0(R1)	use v21 to test decoder	
00005446	E310 5010 0014		00000010	4615+	LGF	R1,V2ADDR	load v2 source	
0000544C	E721 0000 0006		00000000	4616+	VL	v2,0(R1)	use v22 to test decoder	
00005452	E310 5014 0014		00000014	4617+	LGF	R1,V3ADDR	load v3 source	
00005458	E731 0000 0006		00000000	4618+	VL	v3,0(R1)	use v23 to test decoder	
0000545E	E310 5018 0014		00000018	4619+	LGF	R1,V4ADDR	load v4 source	
00005464	E741 0000 0006		00000000	4620+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000546A				4623+	DS	0H	E788 VEVAL
0000546A	E7			4624+	DC	X'E7'	- Vector Evaluate
0000546B	12			4625+	DC	X'12'	v1, v2
0000546C	30			4626+	DC	X'30'	v3, reserved
0000546D	96			4627+	DC	HL1'150'	i5
0000546E	40			4628+	DC	x'40'	v4, RXB
0000546F	88			4629+	DC	X'88'	
00005470	E710 5030 000E		00005420	4631+	VST	V1,V1087	save v1 output
00005476	07FB			4632+	BR	R11	return
00005478				4633+RE87	DC	0F	xl16 expected result
00005478				4634+	DR0P	R5	
00005478	22222222 66666666			4635	DC	XL16'22222222 66666666 FFFFFFFF 66666666'	
00005480	FFFFFFFF 66666666						
00005488	33333333 55555555			4636	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00005490	99999999 AAAAAAAA						
00005498	11111111 22222222			4637	DC	XL16'11111111 22222222 44444444 88888888'	v3
000054A0	44444444 88888888						
000054A8	FFFFFFFF EEEEEEEE			4638	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
000054B0	DDDDDDDD BBBB BBBB						
				4639			
				4640	VRI_K	VEVAL, 150	
000054B8				4641+	DS	0FD	
000054B8		000054B8		4642+	USING	*, R5	base for test data and test routine
000054B8	00005500			4643+T88	DC	A(X88)	address of test routine
000054BC	0058			4644+	DC	H'88'	test number
000054BE	00			4645+	DC	X'00'	
000054BF	96			4646+	DC	HL1'150'	i5
000054C0	E5C5E5C1 D3404040			4647+	DC	CL8'VEVAL'	instruction name
000054C8	00005550			4648+	DC	A(RE88+16)	address of v2 source
000054CC	00005560			4649+	DC	A(RE88+32)	address of v3 source
000054D0	00005570			4650+	DC	A(RE88+48)	address of v4 source
000054D4	00000010			4651+	DC	A(16)	result length
000054D8	00005540			4652+REA88	DC	A(RE88)	result address
000054E0	00000000 00000000			4653+	DS	FD	gap
000054E8	00000000 00000000			4654+V1088	DS	XL16	V1 output
000054F0	00000000 00000000						
000054F8	00000000 00000000			4655+	DS	FD	gap
				4656+*			
00005500				4657+X88	DS	0F	
00005500	B982 0011			4658+	XGR	R1, R1	
00005504	4110 8E94		00001094	4659+	LA	R1, V1FUDGE	load v1 fudge
00005508	E711 0000 0006		00000000	4660+	VL	v1, 0(R1)	use v21 to test decoder
0000550E	E310 5010 0014		00000010	4661+	LGF	R1, V2ADDR	load v2 source
00005514	E721 0000 0006		00000000	4662+	VL	v2, 0(R1)	use v22 to test decoder
0000551A	E310 5014 0014		00000014	4663+	LGF	R1, V3ADDR	load v3 source
00005520	E731 0000 0006		00000000	4664+	VL	v3, 0(R1)	use v23 to test decoder
00005526	E310 5018 0014		00000018	4665+	LGF	R1, V4ADDR	load v4 source
0000552C	E741 0000 0006		00000000	4666+	VL	v4, 0(R1)	use v24 to test decoder
00005532				4669+	DS	0H	E788 VEVAL
00005532	E7			4670+	DC	X'E7'	- Vector Evaluate
00005533	12			4671+	DC	X'12'	v1, v2
00005534	30			4672+	DC	X'30'	v3, reserved
00005535	96			4673+	DC	HL1'150'	i5
00005536	40			4674+	DC	x'40'	v4, RXB

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005537	88			4675+	DC	X'88'	
00005538	E710 5030 000E		000054E8	4677+	VST	V1,V1088	save v1 output
0000553E	07FB			4678+	BR	R11	return
00005540				4679+RE88	DC	0F	xl16 expected result
00005540				4680+	DR0P	R5	
00005540	11111111 DDDDDDDD			4681	DC	XL16'11111111 DDDDDDDD 77777777 DDDDDDDD'	
00005548	77777777 DDDDDDDD						
00005550	33333333 55555555			4682	DC	XL16'33333333 55555555 66666666 99999999'	v2
00005558	66666666 99999999						
00005560	77777777 BBBB BBBB			4683	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
00005568	DDDDDDDD EEEEEEEE						
00005570	AAAAAAAA CCCCCCCC			4684	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
00005578	33333333 55555555						
				4685			
				4686 * i5 = 151:		SEL(A,OR(B,C),NXOR(B,C))	
				4687	VRI_K	VEVAL,151	
00005580				4688+	DS	0FD	
00005580		00005580		4689+	USING	*,R5	base for test data and test routine
00005580	000055C8			4690+T89	DC	A(X89)	address of test routine
00005584	0059			4691+	DC	H'89'	test number
00005586	00			4692+	DC	X'00'	
00005587	97			4693+	DC	HL1'151'	i5
00005588	E5C5E5C1 D3404040			4694+	DC	CL8'VEVAL'	instruction name
00005590	00005618			4695+	DC	A(RE89+16)	address of v2 source
00005594	00005628			4696+	DC	A(RE89+32)	address of v3 source
00005598	00005638			4697+	DC	A(RE89+48)	address of v4 source
0000559C	00000010			4698+	DC	A(16)	result length
000055A0	00005608			4699+REA89	DC	A(RE89)	result address
000055A8	00000000 00000000			4700+	DS	FD	gap
000055B0	00000000 00000000			4701+V1089	DS	XL16	V1 output
000055B8	00000000 00000000						
000055C0	00000000 00000000			4702+	DS	FD	gap
				4703+*			
000055C8				4704+X89	DS	0F	
000055C8	B982 0011			4705+	XGR	R1,R1	
000055CC	4110 8E94		00001094	4706+	LA	R1,V1FUDGE	load v1 fudge
000055D0	E711 0000 0006		00000000	4707+	VL	v1,0(R1)	use v21 to test decoder
000055D6	E310 5010 0014		00000010	4708+	LGF	R1,V2ADDR	load v2 source
000055DC	E721 0000 0006		00000000	4709+	VL	v2,0(R1)	use v22 to test decoder
000055E2	E310 5014 0014		00000014	4710+	LGF	R1,V3ADDR	load v3 source
000055E8	E731 0000 0006		00000000	4711+	VL	v3,0(R1)	use v23 to test decoder
000055EE	E310 5018 0014		00000018	4712+	LGF	R1,V4ADDR	load v4 source
000055F4	E741 0000 0006		00000000	4713+	VL	v4,0(R1)	use v24 to test decoder
000055FA				4716+	DS	0H	E788 VEVAL
000055FA	E7			4717+	DC	X'E7'	- Vector Evaluate
000055FB	12			4718+	DC	X'12'	v1, v2
000055FC	30			4719+	DC	X'30'	v3, reserved
000055FD	97			4720+	DC	HL1'151'	i5
000055FE	40			4721+	DC	x'40'	v4, RXB
000055FF	88			4722+	DC	X'88'	
00005600	E710 5030 000E		000055B0	4724+	VST	V1,V1089	save v1 output
00005606	07FB			4725+	BR	R11	return
00005608				4726+RE89	DC	0F	xl16 expected result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00005608				4727+	DROP	R5				
00005608	33333333 66666666			4728	DC	XL16'	33333333 66666666 FFFFFFFF EEEEEEEE'	result		
00005610	FFFFFFFF EEEEEEEE									
00005618	33333333 55555555			4729	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2		
00005620	99999999 AAAAAAAA									
00005628	11111111 22222222			4730	DC	XL16'	11111111 22222222 44444444 88888888'	v3		
00005630	44444444 88888888									
00005638	FFFFFFFF EEEEEEEE			4731	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00005640	DDDDDDDD BBBBBBBB									
				4732						
				4733	VRI_K	VEVAL, 151				
00005648				4734+	DS	0FD				
00005648		00005648		4735+	USING	*, R5		base for test data and test routine		
00005648	00005690			4736+T90	DC	A(X90)		address of test routine		
0000564C	005A			4737+	DC	H'90'		test number		
0000564E	00			4738+	DC	X'00'				
0000564F	97			4739+	DC	HL1'151'		i5		
00005650	E5C5E5C1 D3404040			4740+	DC	CL8'VEVAL'		instruction name		
00005658	000056E0			4741+	DC	A(RE90+16)		address of v2 source		
0000565C	000056F0			4742+	DC	A(RE90+32)		address of v3 source		
00005660	00005700			4743+	DC	A(RE90+48)		address of v4 source		
00005664	00000010			4744+	DC	A(16)		result length		
00005668	000056D0			4745+REA90	DC	A(RE90)		result address		
00005670	00000000 00000000			4746+	DS	FD		gap		
00005678	00000000 00000000			4747+V1090	DS	XL16		V1 output		
00005680	00000000 00000000									
00005688	00000000 00000000			4748+	DS	FD		gap		
				4749+*						
00005690				4750+X90	DS	0F				
00005690	B982 0011			4751+	XGR	R1, R1				
00005694	4110 8E94		00001094	4752+	LA	R1, V1FUDGE		load v1 fudge		
00005698	E711 0000 0006		00000000	4753+	VL	v1, 0(R1)		use v21 to test decoder		
0000569E	E310 5010 0014		00000010	4754+	LGF	R1, V2ADDR		load v2 source		
000056A4	E721 0000 0006		00000000	4755+	VL	v2, 0(R1)		use v22 to test decoder		
000056AA	E310 5014 0014		00000014	4756+	LGF	R1, V3ADDR		load v3 source		
000056B0	E731 0000 0006		00000000	4757+	VL	v3, 0(R1)		use v23 to test decoder		
000056B6	E310 5018 0014		00000018	4758+	LGF	R1, V4ADDR		load v4 source		
000056BC	E741 0000 0006		00000000	4759+	VL	v4, 0(R1)		use v24 to test decoder		
000056C2				4762+	DS	0H		E788 VEVAL		
000056C2	E7			4763+	DC	X'E7'		- Vector Evaluate		
000056C3	12			4764+	DC	X'12'		v1, v2		
000056C4	30			4765+	DC	X'30'		v3, reserved		
000056C5	97			4766+	DC	HL1'151'		i5		
000056C6	40			4767+	DC	x'40'		v4, RXB		
000056C7	88			4768+	DC	X'88'				
000056C8	E710 5030 000E		00005678	4770+	VST	V1, V1090		save v1 output		
000056CE	07FB			4771+	BR	R11		return		
000056D0				4772+RE90	DC	0F		xl16 expected result		
000056D0				4773+	DROP	R5				
000056D0	33333333 DDDDDDDD			4774	DC	XL16'	33333333 DDDDDDDD 77777777 DDDDDDDD'	result		
000056D8	77777777 DDDDDDDD									
000056E0	33333333 55555555			4775	DC	XL16'	33333333 55555555 66666666 99999999'	v2		
000056E8	66666666 99999999									
000056F0	77777777 BBBBBBBB			4776	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000056F8	DDDDDDDD	EEEEEEEE							
00005700	AAAAAAA	CCCCCCC		4777	DC	XL16	'AAAAAAA CCCCCC 3333333 5555555'	v4	
00005708	3333333	5555555							
				4778					
				4779					
				4780	* Row 19				
				4781	* i5 = 152:	SEL	(A,NOR(B,C),NXOR(B,C))		
				4782	VRI_K	VEVAL	,152		
00005710				4783+	DS	0FD			
00005710			00005710	4784+	USING	*,R5		base for test data and test routine	
00005710	00005758			4785+T91	DC	A(X91)		address of test routine	
00005714	005B			4786+	DC	H'91'		test number	
00005716	00			4787+	DC	X'00'			
00005717	98			4788+	DC	HL1'152'		i5	
00005718	E5C5E5C1	D3404040		4789+	DC	CL8'VEVAL'		instruction name	
00005720	000057A8			4790+	DC	A(RE91+16)		address of v2 source	
00005724	000057B8			4791+	DC	A(RE91+32)		address of v3 source	
00005728	000057C8			4792+	DC	A(RE91+48)		address of v4 source	
0000572C	00000010			4793+	DC	A(16)		result length	
00005730	00005798			4794+REA91	DC	A(RE91)		result address	
00005738	00000000	00000000		4795+	DS	FD		gap	
00005740	00000000	00000000		4796+V1091	DS	XL16		V1 output	
00005748	00000000	00000000							
00005750	00000000	00000000		4797+	DS	FD		gap	
				4798+*					
00005758				4799+X91	DS	0F			
00005758	B982 0011			4800+	XGR	R1,R1			
0000575C	4110 8E94		00001094	4801+	LA	R1,V1FUDGE		load v1 fudge	
00005760	E711 0000 0006		00000000	4802+	VL	v1,0(R1)		use v21 to test decoder	
00005766	E310 5010 0014		00000010	4803+	LGF	R1,V2ADDR		load v2 source	
0000576C	E721 0000 0006		00000000	4804+	VL	v2,0(R1)		use v22 to test decoder	
00005772	E310 5014 0014		00000014	4805+	LGF	R1,V3ADDR		load v3 source	
00005778	E731 0000 0006		00000000	4806+	VL	v3,0(R1)		use v23 to test decoder	
0000577E	E310 5018 0014		00000018	4807+	LGF	R1,V4ADDR		load v4 source	
00005784	E741 0000 0006		00000000	4808+	VL	v4,0(R1)		use v24 to test decoder	
0000578A				4811+	DS	0H		E788 VEVAL	
0000578A	E7			4812+	DC	X'E7'		- Vector Evaluate	
0000578B	12			4813+	DC	X'12'		v1, v2	
0000578C	30			4814+	DC	X'30'		v3, reserved	
0000578D	98			4815+	DC	HL1'152'		i5	
0000578E	40			4816+	DC	x'40'		v4, RXB	
0000578F	88			4817+	DC	X'88'			
00005790	E710 5030 000E		00005740	4819+	VST	V1,V1091		save v1 output	
00005796	07FB			4820+	BR	R11		return	
00005798				4821+RE91	DC	0F		xl16 expected result	
00005798				4822+	DROP	R5			
00005798	00000000 33333333			4823	DC	XL16	'00000000 33333333 66666666 44444444'	result	
000057A0	66666666 44444444								
000057A8	33333333 55555555			4824	DC	XL16	'33333333 55555555 99999999 AAAAAAAA'	v2	
000057B0	99999999 AAAAAAAA								
000057B8	11111111 22222222			4825	DC	XL16	'11111111 22222222 44444444 88888888'	v3	
000057C0	44444444 88888888								
000057C8	FFFFFFFF EEEEEEEE			4826	DC	XL16	'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
000057D0	DDDDDDDD BBBB BBBB								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				4827					
				4828	VRI_K	VEVAL, 152			
000057D8				4829+	DS	0FD			
000057D8		000057D8		4830+	USING	*, R5		base for test data and test routine	
000057D8	00005820			4831+T92	DC	A(X92)		address of test routine	
000057DC	005C			4832+	DC	H'92'		test number	
000057DE	00			4833+	DC	X'00'			
000057DF	98			4834+	DC	HL1'152'		i5	
000057E0	E5C5E5C1 D3404040			4835+	DC	CL8'VEVAL'		instruction name	
000057E8	00005870			4836+	DC	A(RE92+16)		address of v2 source	
000057EC	00005880			4837+	DC	A(RE92+32)		address of v3 source	
000057F0	00005890			4838+	DC	A(RE92+48)		address of v4 source	
000057F4	00000010			4839+	DC	A(16)		result length	
000057F8	00005860			4840+REA92	DC	A(RE92)		result address	
00005800	00000000 00000000			4841+	DS	FD		gap	
00005808	00000000 00000000			4842+V1092	DS	XL16		V1 output	
00005810	00000000 00000000								
00005818	00000000 00000000			4843+	DS	FD		gap	
				4844+*					
00005820				4845+X92	DS	0F			
00005820	B982 0011			4846+	XGR	R1, R1			
00005824	4110 8E94		00001094	4847+	LA	R1, V1FUDGE		load v1 fudge	
00005828	E711 0000 0006		00000000	4848+	VL	v1, 0(R1)		use v21 to test decoder	
0000582E	E310 5010 0014		00000010	4849+	LGF	R1, V2ADDR		load v2 source	
00005834	E721 0000 0006		00000000	4850+	VL	v2, 0(R1)		use v22 to test decoder	
0000583A	E310 5014 0014		00000014	4851+	LGF	R1, V3ADDR		load v3 source	
00005840	E731 0000 0006		00000000	4852+	VL	v3, 0(R1)		use v23 to test decoder	
00005846	E310 5018 0014		00000018	4853+	LGF	R1, V4ADDR		load v4 source	
0000584C	E741 0000 0006		00000000	4854+	VL	v4, 0(R1)		use v24 to test decoder	
00005852				4857+	DS	0H		E788 VEVAL	
00005852	E7			4858+	DC	X'E7'		- Vector Evaluate	
00005853	12			4859+	DC	X'12'		v1, v2	
00005854	30			4860+	DC	X'30'		v3, reserved	
00005855	98			4861+	DC	HL1'152'		i5	
00005856	40			4862+	DC	x'40'		v4, RXB	
00005857	88			4863+	DC	X'88'			
00005858	E710 5030 000E		00005808	4865+	VST	V1, V1092		save v1 output	
0000585E	07FB			4866+	BR	R11		return	
00005860				4867+RE92	DC	0F		xl16 expected result	
00005860				4868+	DROP	R5			
00005860	00000000 88888888			4869	DC	XL16'00000000 88888888 11111111 44444444'		result	
00005868	11111111 44444444								
00005870	33333333 55555555			4870	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00005878	66666666 99999999								
00005880	77777777 BBBB BBBB			4871	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00005888	DDDDDDDD EEEEEEEE								
00005890	AAAAAAAA CCCCCCCC			4872	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00005898	33333333 55555555								
				4873					
				4874 * i5 = 156:		SEL(A, NOT(B), NXOR(B, C))			
				4875	VRI_K	VEVAL, 156			
000058A0				4876+	DS	0FD			
000058A0		000058A0		4877+	USING	*, R5		base for test data and test routine	
000058A0	000058E8			4878+T93	DC	A(X93)		address of test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000058A4	005D			4879+	DC	H'93'	test number
000058A6	00			4880+	DC	X'00'	
000058A7	9C			4881+	DC	HL1'156'	i5
000058A8	E5C5E5C1 D3404040			4882+	DC	CL8'VEVAL'	instruction name
000058B0	00005938			4883+	DC	A(RE93+16)	address of v2 source
000058B4	00005948			4884+	DC	A(RE93+32)	address of v3 source
000058B8	00005958			4885+	DC	A(RE93+48)	address of v4 source
000058BC	00000010			4886+	DC	A(16)	result length
000058C0	00005928			4887+REA93	DC	A(RE93)	result address
000058C8	00000000 00000000			4888+	DS	FD	gap
000058D0	00000000 00000000			4889+V1093	DS	XL16	V1 output
000058D8	00000000 00000000						
000058E0	00000000 00000000			4890+	DS	FD	gap
				4891+*			
000058E8				4892+X93	DS	0F	
000058E8	B982 0011			4893+	XGR	R1,R1	
000058EC	4110 8E94		00001094	4894+	LA	R1,V1FUDGE	load v1 fudge
000058F0	E711 0000 0006		00000000	4895+	VL	v1,0(R1)	use v21 to test decoder
000058F6	E310 5010 0014		00000010	4896+	LGF	R1,V2ADDR	load v2 source
000058FC	E721 0000 0006		00000000	4897+	VL	v2,0(R1)	use v22 to test decoder
00005902	E310 5014 0014		00000014	4898+	LGF	R1,V3ADDR	load v3 source
00005908	E731 0000 0006		00000000	4899+	VL	v3,0(R1)	use v23 to test decoder
0000590E	E310 5018 0014		00000018	4900+	LGF	R1,V4ADDR	load v4 source
00005914	E741 0000 0006		00000000	4901+	VL	v4,0(R1)	use v24 to test decoder
0000591A				4904+	DS	0H	E788 VEVAL
0000591A	E7			4905+	DC	X'E7'	- Vector Evaluate
0000591B	12			4906+	DC	X'12'	v1, v2
0000591C	30			4907+	DC	X'30'	v3, reserved
0000591D	9C			4908+	DC	HL1'156'	i5
0000591E	40			4909+	DC	x'40'	v4, RXB
0000591F	88			4910+	DC	X'88'	
00005920	E710 5030 000E		000058D0	4912+	VST	V1,V1093	save v1 output
00005926	07FB			4913+	BR	R11	return
00005928				4914+RE93	DC	0F	xl16 expected result
00005928				4915+	DR0P	R5	
00005928	22222222 77777777			4916	DC	XL16'22222222 77777777 FFFFFFFF 66666666'	result
00005930	FFFFFFFF 66666666						
00005938	33333333 55555555			4917	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00005940	99999999 AAAAAAAA						
00005948	11111111 22222222			4918	DC	XL16'11111111 22222222 44444444 88888888'	v3
00005950	44444444 88888888						
00005958	FFFFFFFF EEEEEEEE			4919	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00005960	DDDDDDDD BBBB BBBB						
				4920			
				4921	VRI_K	VEVAL, 156	
00005968				4922+	DS	0FD	
00005968		00005968		4923+	USING	*,R5	base for test data and test routine
00005968	000059B0			4924+T94	DC	A(X94)	address of test routine
0000596C	005E			4925+	DC	H'94'	test number
0000596E	00			4926+	DC	X'00'	
0000596F	9C			4927+	DC	HL1'156'	i5
00005970	E5C5E5C1 D3404040			4928+	DC	CL8'VEVAL'	instruction name
00005978	00005A00			4929+	DC	A(RE94+16)	address of v2 source
0000597C	00005A10			4930+	DC	A(RE94+32)	address of v3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00005980	00005A20			4931+	DC	A(RE94+48)	address of v4 source		
00005984	00000010			4932+	DC	A(16)	result length		
00005988	000059F0			4933+REA94	DC	A(RE94)	result address		
00005990	00000000 00000000			4934+	DS	FD	gap		
00005998	00000000 00000000			4935+V1094	DS	XL16	V1 output		
000059A0	00000000 00000000								
000059A8	00000000 00000000			4936+	DS	FD	gap		
				4937+*					
000059B0				4938+X94	DS	0F			
000059B0	B982 0011			4939+	XGR	R1,R1			
000059B4	4110 8E94		00001094	4940+	LA	R1,V1FUDGE	load v1 fudge		
000059B8	E711 0000 0006		00000000	4941+	VL	v1,0(R1)	use v21 to test decoder		
000059BE	E310 5010 0014		00000010	4942+	LGF	R1,V2ADDR	load v2 source		
000059C4	E721 0000 0006		00000000	4943+	VL	v2,0(R1)	use v22 to test decoder		
000059CA	E310 5014 0014		00000014	4944+	LGF	R1,V3ADDR	load v3 source		
000059D0	E731 0000 0006		00000000	4945+	VL	v3,0(R1)	use v23 to test decoder		
000059D6	E310 5018 0014		00000018	4946+	LGF	R1,V4ADDR	load v4 source		
000059DC	E741 0000 0006		00000000	4947+	VL	v4,0(R1)	use v24 to test decoder		
000059E2				4950+	DS	0H	E788 VEVAL		
000059E2	E7			4951+	DC	X'E7'	- Vector Evaluate		
000059E3	12			4952+	DC	X'12'	v1, v2		
000059E4	30			4953+	DC	X'30'	v3, reserved		
000059E5	9C			4954+	DC	HL1'156'	i5		
000059E6	40			4955+	DC	x'40'	v4, RXB		
000059E7	88			4956+	DC	X'88'			
000059E8	E710 5030 000E		00005998	4958+	VST	V1,V1094	save v1 output		
000059EE	07FB			4959+	BR	R11	return		
000059F0				4960+RE94	DC	0F	xl16 expected result		
000059F0				4961+	DROP	R5			
000059F0	00000000 CCCCCCCC			4962	DC	XL16'00000000 CCCCCCCC 33333333 55555555'	result		
000059F8	33333333 55555555								
00005A00	33333333 55555555			4963	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00005A08	66666666 99999999								
00005A10	77777777 BBBB BBBB			4964	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00005A18	DDDD DDDD EEEEEEEE								
00005A20	AAAA AAAAA CCCCCCCC			4965	DC	XL16'AAAA AAAAA CCCCCCCC 33333333 55555555'	v4		
00005A28	33333333 55555555								
				4966					
				4967 * i5 = 158:		SEL(A,NAND(B,C),NXOR(B,C))			
				4968	VRI_K	VEVAL,158			
00005A30				4969+	DS	0FD			
00005A30		00005A30		4970+	USING	*,R5	base for test data and test routine		
00005A30	00005A78			4971+T95	DC	A(X95)	address of test routine		
00005A34	005F			4972+	DC	H'95'	test number		
00005A36	00			4973+	DC	X'00'			
00005A37	9E			4974+	DC	HL1'158'	i5		
00005A38	E5C5E5C1 D3404040			4975+	DC	CL8'VEVAL'	instruction name		
00005A40	00005AC8			4976+	DC	A(RE95+16)	address of v2 source		
00005A44	00005AD8			4977+	DC	A(RE95+32)	address of v3 source		
00005A48	00005AE8			4978+	DC	A(RE95+48)	address of v4 source		
00005A4C	00000010			4979+	DC	A(16)	result length		
00005A50	00005AB8			4980+REA95	DC	A(RE95)	result address		
00005A58	00000000 00000000			4981+	DS	FD	gap		
00005A60	00000000 00000000			4982+V1095	DS	XL16	V1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00005A68	00000000 00000000								
00005A70	00000000 00000000			4983+	DS	FD	gap		
				4984+*					
00005A78				4985+X95	DS	0F			
00005A78	B982 0011			4986+	XGR	R1,R1			
00005A7C	4110 8E94		00001094	4987+	LA	R1,V1FUDGE	load v1 fudge		
00005A80	E711 0000 0006		00000000	4988+	VL	v1,0(R1)	use v21 to test decoder		
00005A86	E310 5010 0014		00000010	4989+	LGF	R1,V2ADDR	load v2 source		
00005A8C	E721 0000 0006		00000000	4990+	VL	v2,0(R1)	use v22 to test decoder		
00005A92	E310 5014 0014		00000014	4991+	LGF	R1,V3ADDR	load v3 source		
00005A98	E731 0000 0006		00000000	4992+	VL	v3,0(R1)	use v23 to test decoder		
00005A9E	E310 5018 0014		00000018	4993+	LGF	R1,V4ADDR	load v4 source		
00005AA4	E741 0000 0006		00000000	4994+	VL	v4,0(R1)	use v24 to test decoder		
00005AAA				4997+	DS	0H	E788 VEVAL		
00005AAA	E7			4998+	DC	X'E7'	- Vector Evaluate		
00005AAB	12			4999+	DC	X'12'	v1, v2		
00005AAC	30			5000+	DC	X'30'	v3, reserved		
00005AAD	9E			5001+	DC	HL1'158'	i5		
00005AAE	40			5002+	DC	x'40'	v4, RXB		
00005AAF	88			5003+	DC	X'88'			
00005AB0	E710 5030 000E		00005A60	5005+	VST	V1,V1095	save v1 output		
00005AB6	07FB			5006+	BR	R11	return		
00005AB8				5007+RE95	DC	0F	xl16 expected result		
00005AB8				5008+	DR0P	R5			
00005AB8	22222222 77777777			5009	DC	XL16'22222222 77777777 FFFFFFFF 66666666'	result		
00005AC0	FFFFFFFF 66666666								
00005AC8	33333333 55555555			5010	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00005AD0	99999999 AAAAAAAA								
00005AD8	11111111 22222222			5011	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00005AE0	44444444 88888888								
00005AE8	FFFFFFFF EEEEEEEE			5012	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00005AF0	DDDDDDDD BBBB BBBB								
				5013					
00005AF8				5014	VRI_K	VEVAL,158			
00005AF8		00005AF8		5015+	DS	0FD			
00005AF8	00005B40			5016+	USING	*,R5	base for test data and test routine		
00005AFC	0060			5017+T96	DC	A(X96)	address of test routine		
00005AFE	00			5018+	DC	H'96'	test number		
00005AFF	9E			5019+	DC	X'00'			
00005B00	E5C5E5C1 D3404040			5020+	DC	HL1'158'	i5		
00005B08	00005B90			5021+	DC	CL8'VEVAL'	instruction name		
00005B0C	00005BA0			5022+	DC	A(RE96+16)	address of v2 source		
00005B10	00005BB0			5023+	DC	A(RE96+32)	address of v3 source		
00005B14	00000010			5024+	DC	A(RE96+48)	address of v4 source		
00005B18	00005B80			5025+	DC	A(16)	result length		
00005B20	00000000 00000000			5026+REA96	DC	A(RE96)	result address		
00005B28	00000000 00000000			5027+	DS	FD	gap		
00005B30	00000000 00000000			5028+V1096	DS	XL16	V1 output		
00005B38	00000000 00000000								
				5029+	DS	FD	gap		
				5030+*					
00005B40				5031+X96	DS	0F			
00005B40	B982 0011			5032+	XGR	R1,R1			
00005B44	4110 8E94		00001094	5033+	LA	R1,V1FUDGE	load v1 fudge		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00005B48	E711 0000 0006		00000000	5034+	VL	v1,0(R1)	use v21 to test decoder	
00005B4E	E310 5010 0014		00000010	5035+	LGF	R1,V2ADDR	load v2 source	
00005B54	E721 0000 0006		00000000	5036+	VL	v2,0(R1)	use v22 to test decoder	
00005B5A	E310 5014 0014		00000014	5037+	LGF	R1,V3ADDR	load v3 source	
00005B60	E731 0000 0006		00000000	5038+	VL	v3,0(R1)	use v23 to test decoder	
00005B66	E310 5018 0014		00000018	5039+	LGF	R1,V4ADDR	load v4 source	
00005B6C	E741 0000 0006		00000000	5040+	VL	v4,0(R1)	use v24 to test decoder	
00005B72				5043+	DS	0H	E788 VEVAL	
00005B72	E7			5044+	DC	X'E7'	- Vector Evaluate	
00005B73	12			5045+	DC	X'12'	v1, v2	
00005B74	30			5046+	DC	X'30'	v3, reserved	
00005B75	9E			5047+	DC	HL1'158'	i5	
00005B76	40			5048+	DC	x'40'	v4, RXB	
00005B77	88			5049+	DC	X'88'		
00005B78	E710 5030 000E		00005B28	5051+	VST	V1,V1096	save v1 output	
00005B7E	07FB			5052+	BR	R11	return	
00005B80				5053+RE96	DC	0F	xl16 expected result	
00005B80				5054+	DR0P	R5		
00005B80	11111111 DDDDDDDD			5055	DC	XL16'11111111 DDDDDDDD 77777777 DDDDDDDD'	result	
00005B88	77777777 DDDDDDDD							
00005B90	33333333 55555555			5056	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00005B98	66666666 99999999							
00005BA0	77777777 BBBB BBBB			5057	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00005BA8	DDDDDDDD EEEEEEEE							
00005BB0	AAAAAAAA CCCCCCCC			5058	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00005BB8	33333333 55555555							
00005BC0				5059				
00005BC0				5060 * i5 = 159:		OR(A,NXOR(B,C))		
00005BC0				5061	VRI_K	VEVAL,159		
00005BC0	00005C08	00005BC0		5062+	DS	0FD		
00005BC0	0061			5063+	USING	*,R5	base for test data and test routine	
00005BC4	00			5064+T97	DC	A(X97)	address of test routine	
00005BC6	9F			5065+	DC	H'97'	test number	
00005BC7	E5C5E5C1 D3404040			5066+	DC	X'00'		
00005BD0	00005C58			5067+	DC	HL1'159'	i5	
00005BD4	00005C68			5068+	DC	CL8'VEVAL'	instruction name	
00005BD8	00005C78			5069+	DC	A(RE97+16)	address of v2 source	
00005BDC	00000010			5070+	DC	A(RE97+32)	address of v3 source	
00005BE0	00005C48			5071+	DC	A(RE97+48)	address of v4 source	
00005BE8	00000000 00000000			5072+	DC	A(16)	result length	
00005BF0	00000000 00000000			5073+REA97	DC	A(RE97)	result address	
00005BF8	00000000 00000000			5074+	DS	FD	gap	
00005C00	00000000 00000000			5075+V1097	DS	XL16	V1 output	
00005C08				5076+	DS	FD	gap	
00005C08	B982 0011			5077+*				
00005C08	4110 8E94			5078+X97	DS	0F		
00005C0C				5079+	XGR	R1,R1		
00005C10	E711 0000 0006		00001094	5080+	LA	R1,V1FUDGE	load v1 fudge	
00005C16	E310 5010 0014		00000010	5081+	VL	v1,0(R1)	use v21 to test decoder	
00005C1C	E721 0000 0006		00000000	5082+	LGF	R1,V2ADDR	load v2 source	
00005C22	E310 5014 0014		00000014	5083+	VL	v2,0(R1)	use v22 to test decoder	
00005C28	E731 0000 0006		00000000	5084+	LGF	R1,V3ADDR	load v3 source	
				5085+	VL	v3,0(R1)	use v23 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00005C2E	E310 5018 0014		00000018	5086+	LGF	R1,V4ADDR	load v4 source	
00005C34	E741 0000 0006		00000000	5087+	VL	v4,0(R1)	use v24 to test decoder	
00005C3A				5090+	DS	0H	E788 VEVAL	
00005C3A	E7			5091+	DC	X'E7'	- Vector Evaluate	
00005C3B	12			5092+	DC	X'12'	v1, v2	
00005C3C	30			5093+	DC	X'30'	v3, reserved	
00005C3D	9F			5094+	DC	HL1'159'	i5	
00005C3E	40			5095+	DC	x'40'	v4, RXB	
00005C3F	88			5096+	DC	X'88'		
00005C40	E710 5030 000E		00005BF0	5098+	VST	V1,V1097	save v1 output	
00005C46	07FB			5099+	BR	R11	return	
00005C48				5100+RE97	DC	0F	xl16 expected result	
00005C48				5101+	DR0P	R5		
00005C48	33333333 77777777			5102	DC	XL16'33333333 77777777 FFFFFFFF EEEEEEEE'	result	
00005C50	FFFFFFFF EEEEEEEE							
00005C58	33333333 55555555			5103	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00005C60	99999999 AAAAAAAA							
00005C68	11111111 22222222			5104	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00005C70	44444444 88888888							
00005C78	FFFFFFFF EEEEEEEE			5105	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00005C80	DDDDDDDD BBBBBBBB							
00005C88				5106				
00005C88				5107	VRI_K	VEVAL,159		
00005C88		00005C88		5108+	DS	0FD		
00005C88	00005CD0			5109+	USING	*,R5	base for test data and test routine	
00005C8C	0062			5110+T98	DC	A(X98)	address of test routine	
00005C8E	00			5111+	DC	H'98'	test number	
00005C8F	9F			5112+	DC	X'00'		
00005C90	E5C5E5C1 D3404040			5113+	DC	HL1'159'	i5	
00005C98	00005D20			5114+	DC	CL8'VEVAL'	instruction name	
00005C9C	00005D30			5115+	DC	A(RE98+16)	address of v2 source	
00005CA0	00005D40			5116+	DC	A(RE98+32)	address of v3 source	
00005CA4	00000010			5117+	DC	A(RE98+48)	address of v4 source	
00005CA8	00005D10			5118+	DC	A(16)	result length	
00005CB0	00000000 00000000			5119+REA98	DC	A(RE98)	result address	
00005CB8	00000000 00000000			5120+	DS	FD	gap	
00005CC0	00000000 00000000			5121+V1098	DS	XL16	V1 output	
00005CC8	00000000 00000000							
00005CD0				5122+	DS	FD	gap	
00005CD0				5123+*				
00005CD0	B982 0011			5124+X98	DS	0F		
00005CD4	4110 8E94		00001094	5125+	XGR	R1,R1		
00005CD8	E711 0000 0006		00000000	5126+	LA	R1,V1FUDGE	load v1 fudge	
00005CDE	E310 5010 0014		00000010	5127+	VL	v1,0(R1)	use v21 to test decoder	
00005CE4	E721 0000 0006		00000000	5128+	LGF	R1,V2ADDR	load v2 source	
00005CEA	E310 5014 0014		00000014	5129+	VL	v2,0(R1)	use v22 to test decoder	
00005CF0	E731 0000 0006		00000000	5130+	LGF	R1,V3ADDR	load v3 source	
00005CF6	E310 5018 0014		00000000	5131+	VL	v3,0(R1)	use v23 to test decoder	
00005CFC	E741 0000 0006		00000018	5132+	LGF	R1,V4ADDR	load v4 source	
			00000000	5133+	VL	v4,0(R1)	use v24 to test decoder	
00005D02				5136+	DS	0H	E788 VEVAL	
00005D02	E7			5137+	DC	X'E7'	- Vector Evaluate	
00005D03	12			5138+	DC	X'12'	v1, v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00005D04	30			5139+	DC	X'30'		v3, reserved	
00005D05	9F			5140+	DC	HL1'159'		i5	
00005D06	40			5141+	DC	x'40'		v4, RXB	
00005D07	88			5142+	DC	X'88'			
00005D08	E710 5030 000E		00005CB8	5144+	VST	V1,V1098		save v1 output	
00005D0E	07FB			5145+	BR	R11		return	
00005D10				5146+RE98	DC	0F		xl16 expected result	
00005D10				5147+	DR0P	R5			
00005D10	33333333 DDDDDDDD			5148	DC	XL16'33333333 DDDDDDDD 77777777 DDDDDDDD'		result	
00005D18	77777777 DDDDDDDD								
00005D20	33333333 55555555			5149	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00005D28	66666666 99999999								
00005D30	77777777 BBBB BBBB			5150	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00005D38	DDDDDDDD EEEEEEEE								
00005D40	AAAAAAAA CCCCCCCC			5151	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00005D48	33333333 55555555								
				5152					
				5153					
				5154 * Row 20					
				5155 * i5 = 161:		SEL (A,AND(B,C),NOT(C))			
				5156	VRI_K	VEVAL,161			
00005D50				5157+	DS	0FD			
00005D50		00005D50		5158+	USING	*,R5		base for test data and test routine	
00005D50	00005D98			5159+T99	DC	A(X99)		address of test routine	
00005D54	0063			5160+	DC	H'99'		test number	
00005D56	00			5161+	DC	X'00'			
00005D57	A1			5162+	DC	HL1'161'		i5	
00005D58	E5C5E5C1 D3404040			5163+	DC	CL8'VEVAL'		instruction name	
00005D60	00005DE8			5164+	DC	A(RE99+16)		address of v2 source	
00005D64	00005DF8			5165+	DC	A(RE99+32)		address of v3 source	
00005D68	00005E08			5166+	DC	A(RE99+48)		address of v4 source	
00005D6C	00000010			5167+	DC	A(16)		result length	
00005D70	00005DD8			5168+REA99	DC	A(RE99)		result address	
00005D78	00000000 00000000			5169+	DS	FD		gap	
00005D80	00000000 00000000			5170+V1099	DS	XL16		V1 output	
00005D88	00000000 00000000								
00005D90	00000000 00000000			5171+	DS	FD		gap	
				5172+*					
00005D98				5173+X99	DS	0F			
00005D98	B982 0011			5174+	XGR	R1,R1			
00005D9C	4110 8E94		00001094	5175+	LA	R1,V1FUDGE		load v1 fudge	
00005DA0	E711 0000 0006		00000000	5176+	VL	v1,0(R1)		use v21 to test decoder	
00005DA6	E310 5010 0014		00000010	5177+	LGF	R1,V2ADDR		load v2 source	
00005DAC	E721 0000 0006		00000000	5178+	VL	v2,0(R1)		use v22 to test decoder	
00005DB2	E310 5014 0014		00000014	5179+	LGF	R1,V3ADDR		load v3 source	
00005DB8	E731 0000 0006		00000000	5180+	VL	v3,0(R1)		use v23 to test decoder	
00005DBE	E310 5018 0014		00000018	5181+	LGF	R1,V4ADDR		load v4 source	
00005DC4	E741 0000 0006		00000000	5182+	VL	v4,0(R1)		use v24 to test decoder	
00005DCA				5185+	DS	0H		E788 VEVAL	
00005DCA	E7			5186+	DC	X'E7'		- Vector Evaluate	
00005DCB	12			5187+	DC	X'12'		v1, v2	
00005DCC	30			5188+	DC	X'30'		v3, reserved	
00005DCD	A1			5189+	DC	HL1'161'		i5	
00005DCE	40			5190+	DC	x'40'		v4, RXB	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00005DCF	88			5191+	DC	X'88'			
00005DD0	E710 5030 000E		00005D80	5193+	VST	V1,V1099	save v1 output		
00005DD6	07FB			5194+	BR	R11	return		
00005DD8				5195+RE99	DC	0F	xl16 expected result		
00005DD8				5196+	DROP	R5			
00005DD8	11111111 00000000			5197	DC	XL16'11111111 00000000 22222222 CCCCCCCC'	result		
00005DE0	22222222 CCCCCCCC								
00005DE8	33333333 55555555			5198	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00005DF0	99999999 AAAAAAAA								
00005DF8	11111111 22222222			5199	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00005E00	44444444 88888888								
00005E08	FFFFFFFF EEEEEEEE			5200	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00005E10	DDDDDDDD BBBBBBBB								
				5201					
				5202	VRI_K	VEVAL,161			
00005E18				5203+	DS	0FD			
00005E18		00005E18		5204+	USING	*,R5	base for test data and test routine		
00005E18	00005E60			5205+T100	DC	A(X100)	address of test routine		
00005E1C	0064			5206+	DC	H'100'	test number		
00005E1E	00			5207+	DC	X'00'			
00005E1F	A1			5208+	DC	HL1'161'	i5		
00005E20	E5C5E5C1 D3404040			5209+	DC	CL8'VEVAL'	instruction name		
00005E28	00005EB0			5210+	DC	A(RE100+16)	address of v2 source		
00005E2C	00005EC0			5211+	DC	A(RE100+32)	address of v3 source		
00005E30	00005ED0			5212+	DC	A(RE100+48)	address of v4 source		
00005E34	00000010			5213+	DC	A(16)	result length		
00005E38	00005EA0			5214+REA100	DC	A(RE100)	result address		
00005E40	00000000 00000000			5215+	DS	FD	gap		
00005E48	00000000 00000000			5216+V10100	DS	XL16	V1 output		
00005E50	00000000 00000000								
00005E58	00000000 00000000			5217+	DS	FD	gap		
				5218+*					
00005E60				5219+X100	DS	0F			
00005E60	B982 0011			5220+	XGR	R1,R1			
00005E64	4110 8E94		00001094	5221+	LA	R1,V1FUDGE	load v1 fudge		
00005E68	E711 0000 0006		00000000	5222+	VL	v1,0(R1)	use v21 to test decoder		
00005E6E	E310 5010 0014		00000010	5223+	LGF	R1,V2ADDR	load v2 source		
00005E74	E721 0000 0006		00000000	5224+	VL	v2,0(R1)	use v22 to test decoder		
00005E7A	E310 5014 0014		00000014	5225+	LGF	R1,V3ADDR	load v3 source		
00005E80	E731 0000 0006		00000000	5226+	VL	v3,0(R1)	use v23 to test decoder		
00005E86	E310 5018 0014		00000018	5227+	LGF	R1,V4ADDR	load v4 source		
00005E8C	E741 0000 0006		00000000	5228+	VL	v4,0(R1)	use v24 to test decoder		
00005E92				5231+	DS	0H	E788 VEVAL		
00005E92	E7			5232+	DC	X'E7'	- Vector Evaluate		
00005E93	12			5233+	DC	X'12'	v1, v2		
00005E94	30			5234+	DC	X'30'	v3, reserved		
00005E95	A1			5235+	DC	HL1'161'	i5		
00005E96	40			5236+	DC	x'40'	v4, RXB		
00005E97	88			5237+	DC	X'88'			
00005E98	E710 5030 000E		00005E48	5239+	VST	V1,V10100	save v1 output		
00005E9E	07FB			5240+	BR	R11	return		
00005EA0				5241+RE100	DC	0F	xl16 expected result		
00005EA0				5242+	DROP	R5			

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT					
00005EA0	66666666	22222222			5243	DC	XL16'	66666666 22222222 88888888 22222222'	result	
00005EA8	88888888	22222222								
00005EB0	33333333	55555555			5244	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00005EB8	66666666	99999999								
00005EC0	77777777	BBBBBBBB			5245	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00005EC8	DDDDDDDD	EEEEEEEE								
00005ED0	AAAAAAAA	CCCCCCCC			5246	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00005ED8	33333333	55555555								
					5247					
					5248	* i5 = 163: SEL(A,B,NOT(C))				
					5249	VRI_K	VEVAL,163			
00005EE0					5250+	DS	0FD			
00005EE0			00005EE0		5251+	USING	*,R5	base for test data and test routine		
00005EE0	00005F28				5252+T101	DC	A(X101)	address of test routine		
00005EE4	0065				5253+	DC	H'101'	test number		
00005EE6	00				5254+	DC	X'00'			
00005EE7	A3				5255+	DC	HL1'163'	i5		
00005EE8	E5C5E5C1	D3404040			5256+	DC	CL8'VEVAL'	instruction name		
00005EF0	00005F78				5257+	DC	A(RE101+16)	address of v2 source		
00005EF4	00005F88				5258+	DC	A(RE101+32)	address of v3 source		
00005EF8	00005F98				5259+	DC	A(RE101+48)	address of v4 source		
00005EFC	00000010				5260+	DC	A(16)	result length		
00005F00	00005F68				5261+REA101	DC	A(RE101)	result address		
00005F08	00000000	00000000			5262+	DS	FD	gap		
00005F10	00000000	00000000			5263+V10101	DS	XL16	V1 output		
00005F18	00000000	00000000								
00005F20	00000000	00000000			5264+	DS	FD	gap		
					5265+*					
00005F28					5266+X101	DS	0F			
00005F28	B982 0011				5267+	XGR	R1,R1			
00005F2C	4110 8E94		00001094		5268+	LA	R1,V1FUDGE	load v1 fudge		
00005F30	E711 0000 0006		00000000		5269+	VL	v1,0(R1)	use v21 to test decoder		
00005F36	E310 5010 0014		00000010		5270+	LGF	R1,V2ADDR	load v2 source		
00005F3C	E721 0000 0006		00000000		5271+	VL	v2,0(R1)	use v22 to test decoder		
00005F42	E310 5014 0014		00000014		5272+	LGF	R1,V3ADDR	load v3 source		
00005F48	E731 0000 0006		00000000		5273+	VL	v3,0(R1)	use v23 to test decoder		
00005F4E	E310 5018 0014		00000018		5274+	LGF	R1,V4ADDR	load v4 source		
00005F54	E741 0000 0006		00000000		5275+	VL	v4,0(R1)	use v24 to test decoder		
00005F5A					5278+	DS	0H	E788 VEVAL		
00005F5A	E7				5279+	DC	X'E7'	- Vector Evaluate		
00005F5B	12				5280+	DC	X'12'	v1, v2		
00005F5C	30				5281+	DC	X'30'	v3, reserved		
00005F5D	A3				5282+	DC	HL1'163'	i5		
00005F5E	40				5283+	DC	x'40'	v4, RXB		
00005F5F	88				5284+	DC	X'88'			
00005F60	E710 5030 000E		00005F10		5286+	VST	V1,V10101	save v1 output		
00005F66	07FB				5287+	BR	R11	return		
00005F68					5288+RE101	DC	0F	xl16 expected result		
00005F68					5289+	DROP	R5			
00005F68	11111111	00000000			5290	DC	XL16'	11111111 00000000 22222222 CCCCCCCC'	result	
00005F70	22222222	CCCCCCCC								
00005F78	33333333	55555555			5291	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00005F80	99999999	AAAAAAAA								
00005F88	11111111	22222222			5292	DC	XL16'	11111111 22222222 44444444 88888888'	v3	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00005F90	44444444	88888888							
00005F98	FFFFFFFF	EEEEEEEE		5293	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00005FA0	DDDDDDDD	BBBBBBBB							
				5294					
				5295	VRI_K	VEVAL,163			
00005FA8				5296+	DS	0FD			
00005FA8			00005FA8	5297+	USING	*,R5		base for test data and test routine	
00005FA8	00005FF0			5298+T102	DC	A(X102)		address of test routine	
00005FAC	0066			5299+	DC	H'102'		test number	
00005FAE	00			5300+	DC	X'00'			
00005FAF	A3			5301+	DC	HL1'163'		i5	
00005FB0	E5C5E5C1	D3404040		5302+	DC	CL8'VEVAL'		instruction name	
00005FB8	00006040			5303+	DC	A(RE102+16)		address of v2 source	
00005FBC	00006050			5304+	DC	A(RE102+32)		address of v3 source	
00005FC0	00006060			5305+	DC	A(RE102+48)		address of v4 source	
00005FC4	00000010			5306+	DC	A(16)		result length	
00005FC8	00006030			5307+REA102	DC	A(RE102)		result address	
00005FD0	00000000	00000000		5308+	DS	FD		gap	
00005FD8	00000000	00000000		5309+V10102	DS	XL16		V1 output	
00005FE0	00000000	00000000							
00005FE8	00000000	00000000		5310+	DS	FD		gap	
				5311+*					
00005FF0				5312+X102	DS	0F			
00005FF0	B982	0011		5313+	XGR	R1,R1			
00005FF4	4110	8E94	00001094	5314+	LA	R1,V1FUDGE		load v1 fudge	
00005FF8	E711	0000	0006	5315+	VL	v1,0(R1)		use v21 to test decoder	
00005FFE	E310	5010	0014	5316+	LGF	R1,V2ADDR		load v2 source	
00006004	E721	0000	0006	5317+	VL	v2,0(R1)		use v22 to test decoder	
0000600A	E310	5014	0014	5318+	LGF	R1,V3ADDR		load v3 source	
00006010	E731	0000	0006	5319+	VL	v3,0(R1)		use v23 to test decoder	
00006016	E310	5018	0014	5320+	LGF	R1,V4ADDR		load v4 source	
0000601C	E741	0000	0006	5321+	VL	v4,0(R1)		use v24 to test decoder	
00006022				5324+	DS	0H		E788 VEVAL	
00006022	E7			5325+	DC	X'E7'		- Vector Evaluate	
00006023	12			5326+	DC	X'12'		v1, v2	
00006024	30			5327+	DC	X'30'		v3, reserved	
00006025	A3			5328+	DC	HL1'163'		i5	
00006026	40			5329+	DC	x'40'		v4, RXB	
00006027	88			5330+	DC	X'88'			
00006028	E710	5030	000E	5332+	VST	V1,V10102		save v1 output	
0000602E	07FB		00005FD8	5333+	BR	R11		return	
00006030				5334+RE102	DC	0F		xl16 expected result	
00006030				5335+	DROP	R5			
00006030	77777777	33333333		5336	DC	XL16'77777777	33333333 CCCCCCCC AAAAAAAA'	result	
00006038	CCCCCCCC	AAAAAAA							
00006040	33333333	55555555		5337	DC	XL16'33333333	55555555 66666666 99999999'	v2	
00006048	66666666	99999999							
00006050	77777777	BBBBBBBB		5338	DC	XL16'77777777	BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00006058	DDDDDDDD	EEEEEEEE							
00006060	AAAAAAA	CCCCCCC		5339	DC	XL16'AAAAAAA	CCCCCCC 33333333 55555555'	v4	
00006068	33333333	55555555							
				5340					
				5341	* i5 = 166:	SEL(A,XOR(B,C),NOT(C)			
				5342	VRI_K	VEVAL,166			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00006070				5343+	DS	0FD			
00006070		00006070		5344+	USING	*,R5		base for test data and test routine	
00006070	000060B8			5345+T103	DC	A(X103)		address of test routine	
00006074	0067			5346+	DC	H'103'		test number	
00006076	00			5347+	DC	X'00'			
00006077	A6			5348+	DC	HL1'166'		i5	
00006078	E5C5E5C1 D3404040			5349+	DC	CL8'VEVAL'		instruction name	
00006080	00006108			5350+	DC	A(RE103+16)		address of v2 source	
00006084	00006118			5351+	DC	A(RE103+32)		address of v3 source	
00006088	00006128			5352+	DC	A(RE103+48)		address of v4 source	
0000608C	00000010			5353+	DC	A(16)		result length	
00006090	000060F8			5354+REA103	DC	A(RE103)		result address	
00006098	00000000 00000000			5355+	DS	FD		gap	
000060A0	00000000 00000000			5356+V10103	DS	XL16		V1 output	
000060A8	00000000 00000000								
000060B0	00000000 00000000			5357+	DS	FD		gap	
				5358+*					
000060B8				5359+X103	DS	0F			
000060B8	B982 0011			5360+	XGR	R1,R1			
000060BC	4110 8E94		00001094	5361+	LA	R1,V1FUDGE		load v1 fudge	
000060C0	E711 0000 0006		00000000	5362+	VL	v1,0(R1)		use v21 to test decoder	
000060C6	E310 5010 0014		00000010	5363+	LGF	R1,V2ADDR		load v2 source	
000060CC	E721 0000 0006		00000000	5364+	VL	v2,0(R1)		use v22 to test decoder	
000060D2	E310 5014 0014		00000014	5365+	LGF	R1,V3ADDR		load v3 source	
000060D8	E731 0000 0006		00000000	5366+	VL	v3,0(R1)		use v23 to test decoder	
000060DE	E310 5018 0014		00000018	5367+	LGF	R1,V4ADDR		load v4 source	
000060E4	E741 0000 0006		00000000	5368+	VL	v4,0(R1)		use v24 to test decoder	
000060EA				5371+	DS	0H		E788 VEVAL	
000060EA	E7			5372+	DC	X'E7'		- Vector Evaluate	
000060EB	12			5373+	DC	X'12'		v1, v2	
000060EC	30			5374+	DC	X'30'		v3, reserved	
000060ED	A6			5375+	DC	HL1'166'		i5	
000060EE	40			5376+	DC	x'40'		v4, RXB	
000060EF	88			5377+	DC	X'88'			
000060F0	E710 5030 000E		000060A0	5379+	VST	V1,V10103		save v1 output	
000060F6	07FB			5380+	BR	R11		return	
000060F8				5381+RE103	DC	0F		xl16 expected result	
000060F8				5382+	DROP	R5			
000060F8	22222222 44444444			5383	DC	XL16'22222222 44444444 BBBBBBBB 66666666'		result	
00006100	BBBBBBBB 66666666								
00006108	33333333 55555555			5384	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00006110	99999999 AAAAAAAA								
00006118	11111111 22222222			5385	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00006120	44444444 88888888								
00006128	FFFFFFFF EEEEEEEE			5386	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00006130	DDDDDDDD BBBBBBBB								
				5387					
				5388	VRI_K	VEVAL,166			
00006138				5389+	DS	0FD			
00006138		00006138		5390+	USING	*,R5		base for test data and test routine	
00006138	00006180			5391+T104	DC	A(X104)		address of test routine	
0000613C	0068			5392+	DC	H'104'		test number	
0000613E	00			5393+	DC	X'00'			
0000613F	A6			5394+	DC	HL1'166'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006140	E5C5E5C1 D3404040			5395+	DC	CL8'VEVAL'	instruction name
00006148	000061D0			5396+	DC	A(RE104+16)	address of v2 source
0000614C	000061E0			5397+	DC	A(RE104+32)	address of v3 source
00006150	000061F0			5398+	DC	A(RE104+48)	address of v4 source
00006154	00000010			5399+	DC	A(16)	result length
00006158	000061C0			5400+REA104	DC	A(RE104)	result address
00006160	00000000 00000000			5401+	DS	FD	gap
00006168	00000000 00000000			5402+V10104	DS	XL16	V1 output
00006170	00000000 00000000						
00006178	00000000 00000000			5403+	DS	FD	gap
				5404+*			
00006180				5405+X104	DS	0F	
00006180	B982 0011			5406+	XGR	R1, R1	
00006184	4110 8E94		00001094	5407+	LA	R1, V1FUDGE	load v1 fudge
00006188	E711 0000 0006		00000000	5408+	VL	v1, 0(R1)	use v21 to test decoder
0000618E	E310 5010 0014		00000010	5409+	LGF	R1, V2ADDR	load v2 source
00006194	E721 0000 0006		00000000	5410+	VL	v2, 0(R1)	use v22 to test decoder
0000619A	E310 5014 0014		00000014	5411+	LGF	R1, V3ADDR	load v3 source
000061A0	E731 0000 0006		00000000	5412+	VL	v3, 0(R1)	use v23 to test decoder
000061A6	E310 5018 0014		00000018	5413+	LGF	R1, V4ADDR	load v4 source
000061AC	E741 0000 0006		00000000	5414+	VL	v4, 0(R1)	use v24 to test decoder
000061B2				5417+	DS	0H	E788 VEVAL
000061B2	E7			5418+	DC	X'E7'	- Vector Evaluate
000061B3	12			5419+	DC	X'12'	v1, v2
000061B4	30			5420+	DC	X'30'	v3, reserved
000061B5	A6			5421+	DC	HL1'166'	i5
000061B6	40			5422+	DC	x'40'	v4, RXB
000061B7	88			5423+	DC	X'88'	
000061B8	E710 5030 000E		00006168	5425+	VST	V1, V10104	save v1 output
000061BE	07FB			5426+	BR	R11	return
000061C0				5427+RE104	DC	0F	xl16 expected result
000061C0				5428+	DROP	R5	
000061C0	55555555 77777777			5429	DC	XL16'55555555 77777777 EEEEEEEE BBBB BBBB'	result
000061C8	EEEEEEEE BBBB BBBB						
000061D0	33333333 55555555			5430	DC	XL16'33333333 55555555 66666666 99999999'	v2
000061D8	66666666 99999999						
000061E0	77777777 BBBB BBBB			5431	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
000061E8	DDDDDDDD EEEEEEEE						
000061F0	AAAAAAAA CCCCCCCC			5432	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
000061F8	33333333 55555555						
				5433			
				5434 * i5 = 167:		SEL(A, OR(B, C), NOT(C))	
				5435	VRI_K	VEVAL, 167	
00006200				5436+	DS	0FD	
00006200		00006200		5437+	USING	*, R5	base for test data and test routine
00006200	00006248			5438+T105	DC	A(X105)	address of test routine
00006204	0069			5439+	DC	H'105'	test number
00006206	00			5440+	DC	X'00'	
00006207	A7			5441+	DC	HL1'167'	i5
00006208	E5C5E5C1 D3404040			5442+	DC	CL8'VEVAL'	instruction name
00006210	00006298			5443+	DC	A(RE105+16)	address of v2 source
00006214	000062A8			5444+	DC	A(RE105+32)	address of v3 source
00006218	000062B8			5445+	DC	A(RE105+48)	address of v4 source
0000621C	00000010			5446+	DC	A(16)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006220	00006288			5447+REA105	DC	A(RE105)	result address
00006228	00000000 00000000			5448+	DS	FD	gap
00006230	00000000 00000000			5449+V10105	DS	XL16	V1 output
00006238	00000000 00000000						
00006240	00000000 00000000			5450+	DS	FD	gap
				5451+*			
00006248				5452+X105	DS	0F	
00006248	B982 0011			5453+	XGR	R1, R1	
0000624C	4110 8E94		00001094	5454+	LA	R1, V1FUDGE	load v1 fudge
00006250	E711 0000 0006		00000000	5455+	VL	v1, 0(R1)	use v21 to test decoder
00006256	E310 5010 0014		00000010	5456+	LGF	R1, V2ADDR	load v2 source
0000625C	E721 0000 0006		00000000	5457+	VL	v2, 0(R1)	use v22 to test decoder
00006262	E310 5014 0014		00000014	5458+	LGF	R1, V3ADDR	load v3 source
00006268	E731 0000 0006		00000000	5459+	VL	v3, 0(R1)	use v23 to test decoder
0000626E	E310 5018 0014		00000018	5460+	LGF	R1, V4ADDR	load v4 source
00006274	E741 0000 0006		00000000	5461+	VL	v4, 0(R1)	use v24 to test decoder
0000627A				5464+	DS	0H	E788 VEVAL
0000627A	E7			5465+	DC	X'E7'	- Vector Evaluate
0000627B	12			5466+	DC	X'12'	v1, v2
0000627C	30			5467+	DC	X'30'	v3, reserved
0000627D	A7			5468+	DC	HL1'167'	i5
0000627E	40			5469+	DC	x'40'	v4, RXB
0000627F	88			5470+	DC	X'88'	
00006280	E710 5030 000E		00006230	5472+	VST	V1, V10105	save v1 output
00006286	07FB			5473+	BR	R11	return
00006288				5474+RE105	DC	0F	xl16 expected result
00006288				5475+	DROP	R5	
00006288	33333333 44444444			5476	DC	XL16'33333333 44444444 BBBBBBBB EEEEEEEE'	result
00006290	BBBBBBBB EEEEEEEE						
00006298	33333333 55555555			5477	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
000062A0	99999999 AAAAAAAA						
000062A8	11111111 22222222			5478	DC	XL16'11111111 22222222 44444444 88888888'	v3
000062B0	44444444 88888888						
000062B8	FFFFFFFF EEEEEEEE			5479	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
000062C0	DDDDDDDD BBBBBBBB						
				5480			
				5481	VRI_K	VEVAL, 167	
000062C8				5482+	DS	0FD	
000062C8		000062C8		5483+	USING	*, R5	base for test data and test routine
000062C8	00006310			5484+T106	DC	A(X106)	address of test routine
000062CC	006A			5485+	DC	H'106'	test number
000062CE	00			5486+	DC	X'00'	
000062CF	A7			5487+	DC	HL1'167'	i5
000062D0	E5C5E5C1 D3404040			5488+	DC	CL8'VEVAL'	instruction name
000062D8	00006360			5489+	DC	A(RE106+16)	address of v2 source
000062DC	00006370			5490+	DC	A(RE106+32)	address of v3 source
000062E0	00006380			5491+	DC	A(RE106+48)	address of v4 source
000062E4	00000010			5492+	DC	A(16)	result length
000062E8	00006350			5493+REA106	DC	A(RE106)	result address
000062F0	00000000 00000000			5494+	DS	FD	gap
000062F8	00000000 00000000			5495+V10106	DS	XL16	V1 output
00006300	00000000 00000000						
00006308	00000000 00000000			5496+	DS	FD	gap
				5497+*			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00006310				5498+X106	DS	0F			
00006310	B982 0011			5499+	XGR	R1, R1			
00006314	4110 8E94		00001094	5500+	LA	R1, V1FUDGE	load v1 fudge		
00006318	E711 0000 0006		00000000	5501+	VL	v1, 0(R1)	use v21 to test decoder		
0000631E	E310 5010 0014		00000010	5502+	LGF	R1, V2ADDR	load v2 source		
00006324	E721 0000 0006		00000000	5503+	VL	v2, 0(R1)	use v22 to test decoder		
0000632A	E310 5014 0014		00000014	5504+	LGF	R1, V3ADDR	load v3 source		
00006330	E731 0000 0006		00000000	5505+	VL	v3, 0(R1)	use v23 to test decoder		
00006336	E310 5018 0014		00000018	5506+	LGF	R1, V4ADDR	load v4 source		
0000633C	E741 0000 0006		00000000	5507+	VL	v4, 0(R1)	use v24 to test decoder		
00006342				5510+	DS	0H	E788 VEVAL		
00006342	E7			5511+	DC	X'E7'	- Vector Evaluate		
00006343	12			5512+	DC	X'12'	v1, v2		
00006344	30			5513+	DC	X'30'	v3, reserved		
00006345	A7			5514+	DC	HL1'167'	i5		
00006346	40			5515+	DC	x'40'	v4, RXB		
00006347	88			5516+	DC	X'88'			
00006348	E710 5030 000E		000062F8	5518+	VST	V1, V10106	save v1 output		
0000634E	07FB			5519+	BR	R11	return		
00006350				5520+RE106	DC	0F	xl16 expected result		
00006350				5521+	DROP	R5			
00006350	77777777 77777777			5522	DC	XL16'77777777 77777777 EEEEEEEE BBBB BBBB'	result		
00006358	EEEEEEEE BBBB BBBB								
00006360	33333333 55555555			5523	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00006368	66666666 99999999								
00006370	77777777 BBBB BBBB			5524	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00006378	DDDDDDDD EEEEEEEE								
00006380	AAAAAAAA CCCCCCCC			5525	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00006388	33333333 55555555								
				5526					
				5527					
				5528 * Row 21					
				5529 * i5 = 172:		SEL(A, NOT(B), NOT(C))			
00006390				5530	VRI_K	VEVAL, 172			
00006390		00006390		5531+	DS	0FD			
00006390	000063D8			5532+	USING	*, R5	base for test data and test routine		
00006394	006B			5533+T107	DC	A(X107)	address of test routine		
00006396	00			5534+	DC	H'107'	test number		
00006397	AC			5535+	DC	X'00'			
00006398	E5C5E5C1 D3404040			5536+	DC	HL1'172'	i5		
000063A0	00006428			5537+	DC	CL8'VEVAL'	instruction name		
000063A4	00006438			5538+	DC	A(RE107+16)	address of v2 source		
000063A8	00006448			5539+	DC	A(RE107+32)	address of v3 source		
000063AC	00000010			5540+	DC	A(RE107+48)	address of v4 source		
000063B0	00006418			5541+	DC	A(16)	result length		
000063B8	00000000 00000000			5542+REA107	DC	A(RE107)	result address		
000063C0	00000000 00000000			5543+	DS	FD	gap		
000063C8	00000000 00000000			5544+V10107	DS	XL16	V1 output		
000063D0	00000000 00000000			5545+	DS	FD	gap		
				5546+*					
000063D8				5547+X107	DS	0F			
000063D8	B982 0011			5548+	XGR	R1, R1			
000063DC	4110 8E94		00001094	5549+	LA	R1, V1FUDGE	load v1 fudge		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000063E0	E711 0000 0006		00000000	5550+	VL	v1,0(R1)	use v21 to test decoder		
000063E6	E310 5010 0014		00000010	5551+	LGF	R1,V2ADDR	load v2 source		
000063EC	E721 0000 0006		00000000	5552+	VL	v2,0(R1)	use v22 to test decoder		
000063F2	E310 5014 0014		00000014	5553+	LGF	R1,V3ADDR	load v3 source		
000063F8	E731 0000 0006		00000000	5554+	VL	v3,0(R1)	use v23 to test decoder		
000063FE	E310 5018 0014		00000018	5555+	LGF	R1,V4ADDR	load v4 source		
00006404	E741 0000 0006		00000000	5556+	VL	v4,0(R1)	use v24 to test decoder		
0000640A				5559+	DS	0H	E788 VEVAL		
0000640A	E7			5560+	DC	X'E7'	- Vector Evaluate		
0000640B	12			5561+	DC	X'12'	v1, v2		
0000640C	30			5562+	DC	X'30'	v3, reserved		
0000640D	AC			5563+	DC	HL1'172'	i5		
0000640E	40			5564+	DC	x'40'	v4, RXB		
0000640F	88			5565+	DC	X'88'			
00006410	E710 5030 000E		000063C0	5567+	VST	V1,V10107	save v1 output		
00006416	07FB			5568+	BR	R11	return		
00006418				5569+RE107	DC	0F	xl16 expected result		
00006418				5570+	DR0P	R5			
00006418	22222222 55555555			5571	DC	XL16'22222222 55555555 BBBB BBBB 66666666'	result		
00006420	BBBBBBBB 66666666								
00006428	33333333 55555555			5572	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00006430	99999999 AAAAAAAA								
00006438	11111111 22222222			5573	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00006440	44444444 88888888								
00006448	FFFFFFFF EEEEEEEE			5574	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00006450	DDDDDDDD BBBB BBBB								
				5575					
00006458				5576	VRI_K	VEVAL,172			
00006458		00006458		5577+	DS	0FD			
00006458	000064A0			5578+	USING	*,R5	base for test data and test routine		
00006458	006C			5579+T108	DC	A(X108)	address of test routine		
0000645C	00			5580+	DC	H'108'	test number		
0000645E	00			5581+	DC	X'00'			
0000645F	AC			5582+	DC	HL1'172'	i5		
00006460	E5C5E5C1 D3404040			5583+	DC	CL8'VEVAL'	instruction name		
00006468	000064F0			5584+	DC	A(RE108+16)	address of v2 source		
0000646C	00006500			5585+	DC	A(RE108+32)	address of v3 source		
00006470	00006510			5586+	DC	A(RE108+48)	address of v4 source		
00006474	00000010			5587+	DC	A(16)	result length		
00006478	000064E0			5588+REA108	DC	A(RE108)	result address		
00006480	00000000 00000000			5589+	DS	FD	gap		
00006488	00000000 00000000			5590+V10108	DS	XL16	V1 output		
00006490	00000000 00000000								
00006498	00000000 00000000			5591+	DS	FD	gap		
				5592+*					
000064A0				5593+X108	DS	0F			
000064A0	B982 0011			5594+	XGR	R1,R1			
000064A4	4110 8E94		00001094	5595+	LA	R1,V1FUDGE	load v1 fudge		
000064A8	E711 0000 0006		00000000	5596+	VL	v1,0(R1)	use v21 to test decoder		
000064AE	E310 5010 0014		00000010	5597+	LGF	R1,V2ADDR	load v2 source		
000064B4	E721 0000 0006		00000000	5598+	VL	v2,0(R1)	use v22 to test decoder		
000064BA	E310 5014 0014		00000014	5599+	LGF	R1,V3ADDR	load v3 source		
000064C0	E731 0000 0006		00000000	5600+	VL	v3,0(R1)	use v23 to test decoder		
000064C6	E310 5018 0014		00000018	5601+	LGF	R1,V4ADDR	load v4 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000064CC	E741 0000 0006		00000000	5602+	VL	v4,0(R1)	use v24 to test decoder		
000064D2				5605+	DS	0H	E788 VEVAL		
000064D2	E7			5606+	DC	X'E7'	- Vector Evaluate		
000064D3	12			5607+	DC	X'12'	v1, v2		
000064D4	30			5608+	DC	X'30'	v3, reserved		
000064D5	AC			5609+	DC	HL1'172'	i5		
000064D6	40			5610+	DC	x'40'	v4, RXB		
000064D7	88			5611+	DC	X'88'			
000064D8	E710 5030 000E		00006488	5613+	VST	V1,V10108	save v1 output		
000064DE	07FB			5614+	BR	R11	return		
000064E0				5615+RE108	DC	0F	xl16 expected result		
000064E0				5616+	DR0P	R5			
000064E0	44444444 66666666			5617	DC	XL16'44444444 66666666 AAAAAAAA 33333333'	result		
000064E8	AAAAAAAA 33333333								
000064F0	33333333 55555555			5618	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000064F8	66666666 99999999								
00006500	77777777 BBBB BBBB			5619	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00006508	DDDD DDDD EEEEEEEE								
00006510	AAAAAAAA CCCCCCCC			5620	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00006518	33333333 55555555								
				5621					
				5622 * i5 = 174:		SEL(A,NAND(B,C),NOT(C))			
				5623	VRI_K	VEVAL,174			
00006520				5624+	DS	0FD			
00006520		00006520		5625+	USING	*,R5	base for test data and test routine		
00006520	00006568			5626+T109	DC	A(X109)	address of test routine		
00006524	006D			5627+	DC	H'109'	test number		
00006526	00			5628+	DC	X'00'			
00006527	AE			5629+	DC	HL1'174'	i5		
00006528	E5C5E5C1 D3404040			5630+	DC	CL8'VEVAL'	instruction name		
00006530	000065B8			5631+	DC	A(RE109+16)	address of v2 source		
00006534	000065C8			5632+	DC	A(RE109+32)	address of v3 source		
00006538	000065D8			5633+	DC	A(RE109+48)	address of v4 source		
0000653C	00000010			5634+	DC	A(16)	result length		
00006540	000065A8			5635+REA109	DC	A(RE109)	result address		
00006548	00000000 00000000			5636+	DS	FD	gap		
00006550	00000000 00000000			5637+V10109	DS	XL16	V1 output		
00006558	00000000 00000000								
00006560	00000000 00000000			5638+	DS	FD	gap		
				5639+*					
00006568				5640+X109	DS	0F			
00006568	B982 0011			5641+	XGR	R1,R1			
0000656C	4110 8E94		00001094	5642+	LA	R1,V1FUDGE	load v1 fudge		
00006570	E711 0000 0006		00000000	5643+	VL	v1,0(R1)	use v21 to test decoder		
00006576	E310 5010 0014		00000010	5644+	LGF	R1,V2ADDR	load v2 source		
0000657C	E721 0000 0006		00000000	5645+	VL	v2,0(R1)	use v22 to test decoder		
00006582	E310 5014 0014		00000014	5646+	LGF	R1,V3ADDR	load v3 source		
00006588	E731 0000 0006		00000000	5647+	VL	v3,0(R1)	use v23 to test decoder		
0000658E	E310 5018 0014		00000018	5648+	LGF	R1,V4ADDR	load v4 source		
00006594	E741 0000 0006		00000000	5649+	VL	v4,0(R1)	use v24 to test decoder		
0000659A				5652+	DS	0H	E788 VEVAL		
0000659A	E7			5653+	DC	X'E7'	- Vector Evaluate		
0000659B	12			5654+	DC	X'12'	v1, v2		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000659C	30			5655+	DC	X'30'		v3, reserved	
0000659D	AE			5656+	DC	HL1'174'		i5	
0000659E	40			5657+	DC	x'40'		v4, RXB	
0000659F	88			5658+	DC	X'88'			
000065A0	E710 5030 000E		00006550	5660+	VST	V1,V10109		save v1 output	
000065A6	07FB			5661+	BR	R11		return	
000065A8				5662+RE109	DC	0F		xl16 expected result	
000065A8				5663+	DROP	R5			
000065A8	22222222 55555555			5664	DC	XL16'22222222 55555555 BBBBBBBB 66666666'		result	
000065B0	BBBBBBBB 66666666								
000065B8	33333333 55555555			5665	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
000065C0	99999999 AAAAAAAA								
000065C8	11111111 22222222			5666	DC	XL16'11111111 22222222 44444444 88888888'		v3	
000065D0	44444444 88888888								
000065D8	FFFFFFFF EEEEEEEE			5667	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
000065E0	DDDDDDDD BBBBBBBB								
000065E8				5668					
000065E8				5669	VRI_K	VEVAL, 174			
000065E8		000065E8		5670+	DS	0FD			
000065E8	00006630			5671+	USING	*, R5		base for test data and test routine	
000065EC	006E			5672+T110	DC	A(X110)		address of test routine	
000065EE	00			5673+	DC	H'110'		test number	
000065EF	AE			5674+	DC	X'00'			
000065F0	E5C5E5C1 D3404040			5675+	DC	HL1'174'		i5	
000065F8	00006680			5676+	DC	CL8'VEVAL'		instruction name	
000065FC	00006690			5677+	DC	A(RE110+16)		address of v2 source	
00006600	000066A0			5678+	DC	A(RE110+32)		address of v3 source	
00006604	00000010			5679+	DC	A(RE110+48)		address of v4 source	
00006608	00006670			5680+	DC	A(16)		result length	
00006610	00000000 00000000			5681+REA110	DC	A(RE110)		result address	
00006618	00000000 00000000			5682+	DS	FD		gap	
00006620	00000000 00000000			5683+V10110	DS	XL16		V1 output	
00006628	00000000 00000000								
00006630				5684+	DS	FD		gap	
00006630				5685+*					
00006630	B982 0011			5686+X110	DS	0F			
00006634	4110 8E94		00001094	5687+	XGR	R1, R1			
00006638	E711 0000 0006		00000000	5688+	LA	R1, V1FUDGE		load v1 fudge	
0000663E	E310 5010 0014		00000010	5689+	VL	v1, 0(R1)		use v21 to test decoder	
00006644	E721 0000 0006		00000000	5690+	LGF	R1, V2ADDR		load v2 source	
0000664A	E310 5014 0014		00000014	5691+	VL	v2, 0(R1)		use v22 to test decoder	
00006650	E731 0000 0006		00000000	5692+	LGF	R1, V3ADDR		load v3 source	
00006656	E310 5018 0014		00000018	5693+	VL	v3, 0(R1)		use v23 to test decoder	
0000665C	E741 0000 0006		00000000	5694+	LGF	R1, V4ADDR		load v4 source	
00006662				5695+	VL	v4, 0(R1)		use v24 to test decoder	
00006662	E7			5698+	DS	0H		E788 VEVAL	
00006663	12			5699+	DC	X'E7'		- Vector Evaluate	
00006664	30			5700+	DC	X'12'		v1, v2	
00006665	AE			5701+	DC	X'30'		v3, reserved	
00006666	40			5702+	DC	HL1'174'		i5	
00006667	88			5703+	DC	x'40'		v4, RXB	
00006668				5704+	DC	X'88'			
00006668	E710 5030 000E		00006618	5706+	VST	V1,V10110		save v1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000666E	07FB			5707+	BR	R11		return	
00006670				5708+RE110	DC	0F		xl16 expected result	
00006670				5709+	DROP	R5			
00006670	55555555 77777777			5710	DC	XL16'	55555555 77777777 EEEEEEEE BBBBBBBB'	result	
00006678	EEEEEEEE BBBBBBBB								
00006680	33333333 55555555			5711	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00006688	66666666 99999999								
00006690	77777777 BBBBBBBB			5712	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00006698	DDDDDDDD EEEEEEEE								
000066A0	AAAAAAAA CCCCCCCC			5713	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
000066A8	33333333 55555555								
				5714					
				5715	*	Row	22		
				5716	*	Row	23		
				5717	*	Row	24		
				5718	*	Row	25		
				5719	*	Row	26		
				5720	*	Row	27		
				5721					
				5722	*	Row	28		
				5723	*	i5 = 224:			
				5724		VRI_K	NOR(A, AND(B, C))		
000066B0				5725+	DS	0FD			
000066B0		000066B0		5726+	USING	*, R5		base for test data and test routine	
000066B0	000066F8			5727+T111	DC	A(X111)		address of test routine	
000066B4	006F			5728+	DC	H'111'		test number	
000066B6	00			5729+	DC	X'00'			
000066B7	E0			5730+	DC	HL1'224'		i5	
000066B8	E5C5E5C1 D3404040			5731+	DC	CL8'VEVAL'		instruction name	
000066C0	00006748			5732+	DC	A(RE111+16)		address of v2 source	
000066C4	00006758			5733+	DC	A(RE111+32)		address of v3 source	
000066C8	00006768			5734+	DC	A(RE111+48)		address of v4 source	
000066CC	00000010			5735+	DC	A(16)		result length	
000066D0	00006738			5736+REA111	DC	A(RE111)		result address	
000066D8	00000000 00000000			5737+	DS	FD		gap	
000066E0	00000000 00000000			5738+V10111	DS	XL16		V1 output	
000066E8	00000000 00000000								
000066F0	00000000 00000000			5739+	DS	FD		gap	
				5740+*					
000066F8				5741+X111	DS	0F			
000066F8	B982 0011			5742+	XGR	R1, R1			
000066FC	4110 8E94		00001094	5743+	LA	R1, V1FUDGE		load v1 fudge	
00006700	E711 0000 0006		00000000	5744+	VL	v1, 0(R1)		use v21 to test decoder	
00006706	E310 5010 0014		00000010	5745+	LGF	R1, V2ADDR		load v2 source	
0000670C	E721 0000 0006		00000000	5746+	VL	v2, 0(R1)		use v22 to test decoder	
00006712	E310 5014 0014		00000014	5747+	LGF	R1, V3ADDR		load v3 source	
00006718	E731 0000 0006		00000000	5748+	VL	v3, 0(R1)		use v23 to test decoder	
0000671E	E310 5018 0014		00000018	5749+	LGF	R1, V4ADDR		load v4 source	
00006724	E741 0000 0006		00000000	5750+	VL	v4, 0(R1)		use v24 to test decoder	
0000672A				5753+	DS	0H		E788 VEVAL	
0000672A	E7			5754+	DC	X'E7'		- Vector Evaluate	
0000672B	12			5755+	DC	X'12'		v1, v2	
0000672C	30			5756+	DC	X'30'		v3, reserved	
0000672D	E0			5757+	DC	HL1'224'		i5	
0000672E	40			5758+	DC	x'40'		v4, RXB	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000672F	88			5759+	DC	X'88'			
00006730	E710 5030 000E		000066E0	5761+	VST	V1,V10111	save v1 output		
00006736	07FB			5762+	BR	R11	return		
00006738				5763+RE111	DC	0F	xl16 expected result		
00006738				5764+	DROP	R5			
00006738	CCCCCCCC 88888888			5765	DC	XL16'CCCCCCCC 88888888 22222222 55555555'	result		
00006740	22222222 55555555								
00006748	33333333 55555555			5766	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00006750	99999999 AAAAAAAA								
00006758	11111111 22222222			5767	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00006760	44444444 88888888								
00006768	FFFFFFFF EEEEEEEE			5768	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00006770	DDDDDDDD BBBBBBBB								
				5769					
				5770	VRI_K	VEVAL, 224			
00006778				5771+	DS	0FD			
00006778		00006778		5772+	USING	*,R5	base for test data and test routine		
00006778	000067C0			5773+T112	DC	A(X112)	address of test routine		
0000677C	0070			5774+	DC	H'112'	test number		
0000677E	00			5775+	DC	X'00'			
0000677F	E0			5776+	DC	HL1'224'	i5		
00006780	E5C5E5C1 D3404040			5777+	DC	CL8'VEVAL'	instruction name		
00006788	00006810			5778+	DC	A(RE112+16)	address of v2 source		
0000678C	00006820			5779+	DC	A(RE112+32)	address of v3 source		
00006790	00006830			5780+	DC	A(RE112+48)	address of v4 source		
00006794	00000010			5781+	DC	A(16)	result length		
00006798	00006800			5782+REA112	DC	A(RE112)	result address		
000067A0	00000000 00000000			5783+	DS	FD	gap		
000067A8	00000000 00000000			5784+V10112	DS	XL16	V1 output		
000067B0	00000000 00000000								
000067B8	00000000 00000000			5785+	DS	FD	gap		
				5786+*					
000067C0				5787+X112	DS	0F			
000067C0	B982 0011			5788+	XGR	R1,R1			
000067C4	4110 8E94		00001094	5789+	LA	R1,V1FUDGE	load v1 fudge		
000067C8	E711 0000 0006		00000000	5790+	VL	v1,0(R1)	use v21 to test decoder		
000067CE	E310 5010 0014		00000010	5791+	LGF	R1,V2ADDR	load v2 source		
000067D4	E721 0000 0006		00000000	5792+	VL	v2,0(R1)	use v22 to test decoder		
000067DA	E310 5014 0014		00000014	5793+	LGF	R1,V3ADDR	load v3 source		
000067E0	E731 0000 0006		00000000	5794+	VL	v3,0(R1)	use v23 to test decoder		
000067E6	E310 5018 0014		00000018	5795+	LGF	R1,V4ADDR	load v4 source		
000067EC	E741 0000 0006		00000000	5796+	VL	v4,0(R1)	use v24 to test decoder		
000067F2				5799+	DS	0H	E788 VEVAL		
000067F2	E7			5800+	DC	X'E7'	- Vector Evaluate		
000067F3	12			5801+	DC	X'12'	v1, v2		
000067F4	30			5802+	DC	X'30'	v3, reserved		
000067F5	E0			5803+	DC	HL1'224'	i5		
000067F6	40			5804+	DC	x'40'	v4, RXB		
000067F7	88			5805+	DC	X'88'			
000067F8	E710 5030 000E		000067A8	5807+	VST	V1,V10112	save v1 output		
000067FE	07FB			5808+	BR	R11	return		
00006800				5809+RE112	DC	0F	xl16 expected result		
00006800				5810+	DROP	R5			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00006800	CCCCCCCC	22222222		5811	DC	XL16'	CCCCCCCC 22222222 88888888 22222222'	result	
00006808	88888888	22222222							
00006810	33333333	55555555		5812	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00006818	66666666	99999999							
00006820	77777777	BBBBBBBB		5813	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00006828	DDDDDDDD	EEEEEEEE							
00006830	AAAAAAAA	CCCCCCCC		5814	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00006838	33333333	55555555							
				5815					
				5816	* i5 = 225: NXOR(A,AND(B,C))				
				5817	VRI_K	VEVAL, 225			
00006840				5818+	DS	0FD			
00006840			00006840	5819+	USING	*,R5		base for test data and test routine	
00006840	00006888			5820+T113	DC	A(X113)		address of test routine	
00006844	0071			5821+	DC	H'113'		test number	
00006846	00			5822+	DC	X'00'			
00006847	E1			5823+	DC	HL1'225'		i5	
00006848	E5C5E5C1	D3404040		5824+	DC	CL8'VEVAL'		instruction name	
00006850	000068D8			5825+	DC	A(RE113+16)		address of v2 source	
00006854	000068E8			5826+	DC	A(RE113+32)		address of v3 source	
00006858	000068F8			5827+	DC	A(RE113+48)		address of v4 source	
0000685C	00000010			5828+	DC	A(16)		result length	
00006860	000068C8			5829+REA113	DC	A(RE113)		result address	
00006868	00000000	00000000		5830+	DS	FD		gap	
00006870	00000000	00000000		5831+V10113	DS	XL16		V1 output	
00006878	00000000	00000000							
00006880	00000000	00000000		5832+	DS	FD		gap	
				5833+*					
00006888				5834+X113	DS	0F			
00006888	B982 0011			5835+	XGR	R1,R1			
0000688C	4110 8E94		00001094	5836+	LA	R1,V1FUDGE		load v1 fudge	
00006890	E711 0000 0006		00000000	5837+	VL	v1,0(R1)		use v21 to test decoder	
00006896	E310 5010 0014		00000010	5838+	LGF	R1,V2ADDR		load v2 source	
0000689C	E721 0000 0006		00000000	5839+	VL	v2,0(R1)		use v22 to test decoder	
000068A2	E310 5014 0014		00000014	5840+	LGF	R1,V3ADDR		load v3 source	
000068A8	E731 0000 0006		00000000	5841+	VL	v3,0(R1)		use v23 to test decoder	
000068AE	E310 5018 0014		00000018	5842+	LGF	R1,V4ADDR		load v4 source	
000068B4	E741 0000 0006		00000000	5843+	VL	v4,0(R1)		use v24 to test decoder	
000068BA				5846+	DS	0H		E788 VEVAL	
000068BA	E7			5847+	DC	X'E7'		- Vector Evaluate	
000068BB	12			5848+	DC	X'12'		v1, v2	
000068BC	30			5849+	DC	X'30'		v3, reserved	
000068BD	E1			5850+	DC	HL1'225'		i5	
000068BE	40			5851+	DC	x'40'		v4, RXB	
000068BF	88			5852+	DC	X'88'			
000068C0	E710 5030 000E		00006870	5854+	VST	V1,V10113		save v1 output	
000068C6	07FB			5855+	BR	R11		return	
000068C8				5856+RE113	DC	0F		xl16 expected result	
000068C8				5857+	DROP	R5			
000068C8	DDDDDDDD	88888888		5858	DC	XL16'	DDDDDDDD 88888888 22222222 DDDDDDDD'	result	
000068D0	22222222	DDDDDDDD							
000068D8	33333333	55555555		5859	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
000068E0	99999999	AAAAAAAA							
000068E8	11111111	22222222		5860	DC	XL16'	11111111 22222222 44444444 88888888'	v3	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000068F0	44444444	88888888							
000068F8	FFFFFFFF	EEEEEEEE		5861	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00006900	DDDDDDDD	BBBBBBBB							
				5862					
				5863	VRI_K	VEVAL, 225			
00006908				5864+	DS	0FD			
00006908			00006908	5865+	USING	*, R5	base for test data and test routine		
00006908	00006950			5866+T114	DC	A(X114)	address of test routine		
0000690C	0072			5867+	DC	H'114'	test number		
0000690E	00			5868+	DC	X'00'			
0000690F	E1			5869+	DC	HL1'225'	i5		
00006910	E5C5E5C1	D3404040		5870+	DC	CL8'VEVAL'	instruction name		
00006918	000069A0			5871+	DC	A(RE114+16)	address of v2 source		
0000691C	000069B0			5872+	DC	A(RE114+32)	address of v3 source		
00006920	000069C0			5873+	DC	A(RE114+48)	address of v4 source		
00006924	00000010			5874+	DC	A(16)	result length		
00006928	00006990			5875+REA114	DC	A(RE114)	result address		
00006930	00000000	00000000		5876+	DS	FD	gap		
00006938	00000000	00000000		5877+V10114	DS	XL16	V1 output		
00006940	00000000	00000000							
00006948	00000000	00000000		5878+	DS	FD	gap		
				5879+*					
00006950				5880+X114	DS	0F			
00006950	B982 0011			5881+	XGR	R1, R1			
00006954	4110 8E94		00001094	5882+	LA	R1, V1FUDGE	load v1 fudge		
00006958	E711 0000 0006		00000000	5883+	VL	v1, 0(R1)	use v21 to test decoder		
0000695E	E310 5010 0014		00000010	5884+	LGF	R1, V2ADDR	load v2 source		
00006964	E721 0000 0006		00000000	5885+	VL	v2, 0(R1)	use v22 to test decoder		
0000696A	E310 5014 0014		00000014	5886+	LGF	R1, V3ADDR	load v3 source		
00006970	E731 0000 0006		00000000	5887+	VL	v3, 0(R1)	use v23 to test decoder		
00006976	E310 5018 0014		00000018	5888+	LGF	R1, V4ADDR	load v4 source		
0000697C	E741 0000 0006		00000000	5889+	VL	v4, 0(R1)	use v24 to test decoder		
00006982				5892+	DS	0H	E788 VEVAL		
00006982	E7			5893+	DC	X'E7'	- Vector Evaluate		
00006983	12			5894+	DC	X'12'	v1, v2		
00006984	30			5895+	DC	X'30'	v3, reserved		
00006985	E1			5896+	DC	HL1'225'	i5		
00006986	40			5897+	DC	x'40'	v4, RXB		
00006987	88			5898+	DC	X'88'			
00006988	E710 5030 000E		00006938	5900+	VST	V1, V10114	save v1 output		
0000698E	07FB			5901+	BR	R11	return		
00006990				5902+RE114	DC	0F	xl16 expected result		
00006990				5903+	DROP	R5			
00006990	EEEEEEEE	22222222		5904	DC	XL16'EEEEEEEE2 2222222 88888888 22222222'	result		
00006998	88888888	22222222							
000069A0	33333333	55555555		5905	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000069A8	66666666	99999999							
000069B0	77777777	BBBBBBBB		5906	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
000069B8	DDDDDDDD	EEEEEEEE							
000069C0	AAAAAAAA	CCCCCCCC		5907	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
000069C8	33333333	55555555							
				5908					
				5909	*	i5 = 227: SEL(A, B, NAND(B, C))			
				5910	VRI_K	VEVAL, 227			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000069D0				5911+	DS	0FD			
000069D0		000069D0		5912+	USING	*,R5		base for test data and test routine	
000069D0	00006A18			5913+T115	DC	A(X115)		address of test routine	
000069D4	0073			5914+	DC	H'115'		test number	
000069D6	00			5915+	DC	X'00'			
000069D7	E3			5916+	DC	HL1'227'		i5	
000069D8	E5C5E5C1 D3404040			5917+	DC	CL8'VEVAL'		instruction name	
000069E0	00006A68			5918+	DC	A(RE115+16)		address of v2 source	
000069E4	00006A78			5919+	DC	A(RE115+32)		address of v3 source	
000069E8	00006A88			5920+	DC	A(RE115+48)		address of v4 source	
000069EC	00000010			5921+	DC	A(16)		result length	
000069F0	00006A58			5922+REA115	DC	A(RE115)		result address	
000069F8	00000000 00000000			5923+	DS	FD		gap	
00006A00	00000000 00000000			5924+V10115	DS	XL16		V1 output	
00006A08	00000000 00000000								
00006A10	00000000 00000000			5925+	DS	FD		gap	
				5926+*					
00006A18				5927+X115	DS	0F			
00006A18	B982 0011			5928+	XGR	R1,R1			
00006A1C	4110 8E94		00001094	5929+	LA	R1,V1FUDGE		load v1 fudge	
00006A20	E711 0000 0006		00000000	5930+	VL	v1,0(R1)		use v21 to test decoder	
00006A26	E310 5010 0014		00000010	5931+	LGF	R1,V2ADDR		load v2 source	
00006A2C	E721 0000 0006		00000000	5932+	VL	v2,0(R1)		use v22 to test decoder	
00006A32	E310 5014 0014		00000014	5933+	LGF	R1,V3ADDR		load v3 source	
00006A38	E731 0000 0006		00000000	5934+	VL	v3,0(R1)		use v23 to test decoder	
00006A3E	E310 5018 0014		00000018	5935+	LGF	R1,V4ADDR		load v4 source	
00006A44	E741 0000 0006		00000000	5936+	VL	v4,0(R1)		use v24 to test decoder	
00006A4A				5939+	DS	0H		E788 VEVAL	
00006A4A	E7			5940+	DC	X'E7'		- Vector Evaluate	
00006A4B	12			5941+	DC	X'12'		v1, v2	
00006A4C	30			5942+	DC	X'30'		v3, reserved	
00006A4D	E3			5943+	DC	HL1'227'		i5	
00006A4E	40			5944+	DC	x'40'		v4, RXB	
00006A4F	88			5945+	DC	X'88'			
00006A50	E710 5030 000E		00006A00	5947+	VST	V1,V10115		save v1 output	
00006A56	07FB			5948+	BR	R11		return	
00006A58				5949+RE115	DC	0F		xl16 expected result	
00006A58				5950+	DROP	R5			
00006A58	DDDDDDDD 88888888			5951	DC	XL16'DDDDDDDD 88888888 22222222 DDDDDDDD'		result	
00006A60	22222222 DDDDDDDD								
00006A68	33333333 55555555			5952	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00006A70	99999999 AAAAAAAA								
00006A78	11111111 22222222			5953	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00006A80	44444444 88888888								
00006A88	FFFFFFFF EEEEEEEE			5954	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00006A90	DDDDDDDD BBBBBBBB								
				5955					
				5956	VRI_K	VEVAL, 227			
00006A98				5957+	DS	0FD			
00006A98		00006A98		5958+	USING	*,R5		base for test data and test routine	
00006A98	00006AE0			5959+T116	DC	A(X116)		address of test routine	
00006A9C	0074			5960+	DC	H'116'		test number	
00006A9E	00			5961+	DC	X'00'			
00006A9F	E3			5962+	DC	HL1'227'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00006AA0	E5C5E5C1 D3404040			5963+	DC	CL8'VEVAL'	instruction name	
00006AA8	00006B30			5964+	DC	A(RE116+16)	address of v2 source	
00006AAC	00006B40			5965+	DC	A(RE116+32)	address of v3 source	
00006AB0	00006B50			5966+	DC	A(RE116+48)	address of v4 source	
00006AB4	00000010			5967+	DC	A(16)	result length	
00006AB8	00006B20			5968+REA116	DC	A(RE116)	result address	
00006AC0	00000000 00000000			5969+	DS	FD	gap	
00006AC8	00000000 00000000			5970+V10116	DS	XL16	V1 output	
00006AD0	00000000 00000000							
00006AD8	00000000 00000000			5971+	DS	FD	gap	
				5972+*				
00006AE0				5973+X116	DS	0F		
00006AE0	B982 0011			5974+	XGR	R1, R1		
00006AE4	4110 8E94		00001094	5975+	LA	R1, V1FUDGE	load v1 fudge	
00006AE8	E711 0000 0006		00000000	5976+	VL	v1, 0(R1)	use v21 to test decoder	
00006AEE	E310 5010 0014		00000010	5977+	LGF	R1, V2ADDR	load v2 source	
00006AF4	E721 0000 0006		00000000	5978+	VL	v2, 0(R1)	use v22 to test decoder	
00006AFA	E310 5014 0014		00000014	5979+	LGF	R1, V3ADDR	load v3 source	
00006B00	E731 0000 0006		00000000	5980+	VL	v3, 0(R1)	use v23 to test decoder	
00006B06	E310 5018 0014		00000018	5981+	LGF	R1, V4ADDR	load v4 source	
00006B0C	E741 0000 0006		00000000	5982+	VL	v4, 0(R1)	use v24 to test decoder	
00006B12				5985+	DS	0H	E788 VEVAL	
00006B12	E7			5986+	DC	X'E7'	- Vector Evaluate	
00006B13	12			5987+	DC	X'12'	v1, v2	
00006B14	30			5988+	DC	X'30'	v3, reserved	
00006B15	E3			5989+	DC	HL1'227'	i5	
00006B16	40			5990+	DC	x'40'	v4, RXB	
00006B17	88			5991+	DC	X'88'		
00006B18	E710 5030 000E		00006AC8	5993+	VST	V1, V10116	save v1 output	
00006B1E	07FB			5994+	BR	R11	return	
00006B20				5995+RE116	DC	0F	xl16 expected result	
00006B20				5996+	DROP	R5		
00006B20	FFFFFFFF 33333333			5997	DC	XL16'FFFFFFFF 33333333 CCCCCCCC AAAAAAAA'	result	
00006B28	CCCCCCCC AAAAAAAA							
00006B30	33333333 55555555			5998	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00006B38	66666666 99999999							
00006B40	77777777 BBBB BBBB			5999	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00006B48	DDDD DDDD EEEEEEEE							
00006B50	AAAA AAAAA CCCCCCCC			6000	DC	XL16'AAAA AAAAA CCCCCCCC 33333333 55555555'	v4	
00006B58	33333333 55555555							
				6001				
				6002 * i5 = 230		SEL(A, XOR(B, C), NAND(B, C))		
				6003	VRI_K	VEVAL, 230		
00006B60				6004+	DS	0FD		
00006B60		00006B60		6005+	USING	*, R5	base for test data and test routine	
00006B60	00006BA8			6006+T117	DC	A(X117)	address of test routine	
00006B64	0075			6007+	DC	H'117'	test number	
00006B66	00			6008+	DC	X'00'		
00006B67	E6			6009+	DC	HL1'230'	i5	
00006B68	E5C5E5C1 D3404040			6010+	DC	CL8'VEVAL'	instruction name	
00006B70	00006BF8			6011+	DC	A(RE117+16)	address of v2 source	
00006B74	00006C08			6012+	DC	A(RE117+32)	address of v3 source	
00006B78	00006C18			6013+	DC	A(RE117+48)	address of v4 source	
00006B7C	00000010			6014+	DC	A(16)	result length	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00006B80	00006BE8			6015+REA117	DC	A(RE117)	result address	
00006B88	00000000 00000000			6016+	DS	FD	gap	
00006B90	00000000 00000000			6017+V10117	DS	XL16	V1 output	
00006B98	00000000 00000000							
00006BA0	00000000 00000000			6018+	DS	FD	gap	
				6019+*				
00006BA8				6020+X117	DS	0F		
00006BA8	B982 0011			6021+	XGR	R1, R1		
00006BAC	4110 8E94		00001094	6022+	LA	R1, V1FUDGE	load v1 fudge	
00006BB0	E711 0000 0006		00000000	6023+	VL	v1, 0(R1)	use v21 to test decoder	
00006BB6	E310 5010 0014		00000010	6024+	LGF	R1, V2ADDR	load v2 source	
00006BBC	E721 0000 0006		00000000	6025+	VL	v2, 0(R1)	use v22 to test decoder	
00006BC2	E310 5014 0014		00000014	6026+	LGF	R1, V3ADDR	load v3 source	
00006BC8	E731 0000 0006		00000000	6027+	VL	v3, 0(R1)	use v23 to test decoder	
00006BCE	E310 5018 0014		00000018	6028+	LGF	R1, V4ADDR	load v4 source	
00006BD4	E741 0000 0006		00000000	6029+	VL	v4, 0(R1)	use v24 to test decoder	
00006BDA				6032+	DS	0H	E788 VEVAL	
00006BDA	E7			6033+	DC	X'E7'	- Vector Evaluate	
00006BDB	12			6034+	DC	X'12'	v1, v2	
00006BDC	30			6035+	DC	X'30'	v3, reserved	
00006BDD	E6			6036+	DC	HL1'230'	i5	
00006BDE	40			6037+	DC	x'40'	v4, RXB	
00006BDF	88			6038+	DC	X'88'		
00006BE0	E710 5030 000E		00006B90	6040+	VST	V1, V10117	save v1 output	
00006BE6	07FB			6041+	BR	R11	return	
00006BE8				6042+RE117	DC	0F	xl16 expected result	
00006BE8				6043+	DROP	R5		
00006BE8	EEEEEEEE CCCCCCCC			6044	DC	XL16'EEEEEEEE CCCCCCCC BBBBBBBB 77777777'	result	
00006BF0	BBBBBBBB 77777777							
00006BF8	33333333 55555555			6045	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00006C00	99999999 AAAAAAAA							
00006C08	11111111 22222222			6046	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00006C10	44444444 88888888							
00006C18	FFFFFFFF EEEEEEEE			6047	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00006C20	DDDDDDDD BBBBBBBB							
				6048				
00006C28				6049	VRI_K	VEVAL, 230		
00006C28		00006C28		6050+	DS	0FD		
00006C28	00006C70			6051+	USING	*, R5	base for test data and test routine	
00006C2C	0076			6052+T118	DC	A(X118)	address of test routine	
00006C2E	00			6053+	DC	H'118'	test number	
00006C2F	E6			6054+	DC	X'00'		
00006C30	E5C5E5C1 D3404040			6055+	DC	HL1'230'	i5	
00006C38	00006CC0			6056+	DC	CL8'VEVAL'	instruction name	
00006C3C	00006CD0			6057+	DC	A(RE118+16)	address of v2 source	
00006C40	00006CE0			6058+	DC	A(RE118+32)	address of v3 source	
00006C44	00000010			6059+	DC	A(RE118+48)	address of v4 source	
00006C48	00006CB0			6060+	DC	A(16)	result length	
00006C50	00000000 00000000			6061+REA118	DC	A(RE118)	result address	
00006C58	00000000 00000000			6062+	DS	FD	gap	
00006C60	00000000 00000000			6063+V10118	DS	XL16	V1 output	
00006C68	00000000 00000000			6064+	DS	FD	gap	
				6065+*				

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006C70				6066+X118	DS	0F	
00006C70	B982 0011			6067+	XGR	R1, R1	
00006C74	4110 8E94		00001094	6068+	LA	R1, V1FUDGE	load v1 fudge
00006C78	E711 0000 0006		00000000	6069+	VL	v1, 0(R1)	use v21 to test decoder
00006C7E	E310 5010 0014		00000010	6070+	LGF	R1, V2ADDR	load v2 source
00006C84	E721 0000 0006		00000000	6071+	VL	v2, 0(R1)	use v22 to test decoder
00006C8A	E310 5014 0014		00000014	6072+	LGF	R1, V3ADDR	load v3 source
00006C90	E731 0000 0006		00000000	6073+	VL	v3, 0(R1)	use v23 to test decoder
00006C96	E310 5018 0014		00000018	6074+	LGF	R1, V4ADDR	load v4 source
00006C9C	E741 0000 0006		00000000	6075+	VL	v4, 0(R1)	use v24 to test decoder
00006CA2				6078+	DS	0H	E788 VEVAL
00006CA2	E7			6079+	DC	X'E7'	- Vector Evaluate
00006CA3	12			6080+	DC	X'12'	v1, v2
00006CA4	30			6081+	DC	X'30'	v3, reserved
00006CA5	E6			6082+	DC	HL1'230'	i5
00006CA6	40			6083+	DC	x'40'	v4, RXB
00006CA7	88			6084+	DC	X'88'	
00006CA8	E710 5030 000E		00006C58	6086+	VST	V1, V10118	save v1 output
00006CAE	07FB			6087+	BR	R11	return
00006CB0				6088+RE118	DC	0F	xl16 expected result
00006CB0				6089+	DROP	R5	
00006CB0	DDDDDDDD 77777777			6090	DC	XL16'DDDDDDDD 77777777 EEEEEEEE BBBB BBBB'	result
00006CB8	EEEEEEEE BBBB BBBB						
00006CC0	33333333 55555555			6091	DC	XL16'33333333 55555555 66666666 99999999'	v2
00006CC8	66666666 99999999						
00006CD0	77777777 BBBB BBBB			6092	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
00006CD8	DDDDDDDD EEEEEEEE						
00006CE0	AAAAAAAA CCCCCCCC			6093	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
00006CE8	33333333 55555555						
				6094			
				6095 * i5 = 231		SEL(A, OR(B, C), NAND(B, C))	
				6096	VRI_K	VEVAL, 231	
00006CF0				6097+	DS	0FD	
00006CF0		00006CF0		6098+	USING	*, R5	base for test data and test routine
00006CF0	00006D38			6099+T119	DC	A(X119)	address of test routine
00006CF4	0077			6100+	DC	H'119'	test number
00006CF6	00			6101+	DC	X'00'	
00006CF7	E7			6102+	DC	HL1'231'	i5
00006CF8	E5C5E5C1 D3404040			6103+	DC	CL8'VEVAL'	instruction name
00006D00	00006D88			6104+	DC	A(RE119+16)	address of v2 source
00006D04	00006D98			6105+	DC	A(RE119+32)	address of v3 source
00006D08	00006DA8			6106+	DC	A(RE119+48)	address of v4 source
00006D0C	00000010			6107+	DC	A(16)	result length
00006D10	00006D78			6108+REA119	DC	A(RE119)	result address
00006D18	00000000 00000000			6109+	DS	FD	gap
00006D20	00000000 00000000			6110+V10119	DS	XL16	V1 output
00006D28	00000000 00000000						
00006D30	00000000 00000000			6111+	DS	FD	gap
				6112+*			
00006D38				6113+X119	DS	0F	
00006D38	B982 0011			6114+	XGR	R1, R1	
00006D3C	4110 8E94		00001094	6115+	LA	R1, V1FUDGE	load v1 fudge
00006D40	E711 0000 0006		00000000	6116+	VL	v1, 0(R1)	use v21 to test decoder
00006D46	E310 5010 0014		00000010	6117+	LGF	R1, V2ADDR	load v2 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00006D4C	E721 0000 0006		00000000	6118+	VL	v2,0(R1)	use v22 to test decoder	
00006D52	E310 5014 0014		00000014	6119+	LGF	R1,V3ADDR	load v3 source	
00006D58	E731 0000 0006		00000000	6120+	VL	v3,0(R1)	use v23 to test decoder	
00006D5E	E310 5018 0014		00000018	6121+	LGF	R1,V4ADDR	load v4 source	
00006D64	E741 0000 0006		00000000	6122+	VL	v4,0(R1)	use v24 to test decoder	
00006D6A				6125+	DS	0H	E788 VEVAL	
00006D6A	E7			6126+	DC	X'E7'	- Vector Evaluate	
00006D6B	12			6127+	DC	X'12'	v1, v2	
00006D6C	30			6128+	DC	X'30'	v3, reserved	
00006D6D	E7			6129+	DC	HL1'231'	i5	
00006D6E	40			6130+	DC	x'40'	v4, RXB	
00006D6F	88			6131+	DC	X'88'		
00006D70	E710 5030 000E		00006D20	6133+	VST	V1,V10119	save v1 output	
00006D76	07FB			6134+	BR	R11	return	
00006D78				6135+RE119	DC	0F	xl16 expected result	
00006D78				6136+	DROP	R5		
00006D78	FFFFFFFF CCCCCCCC			6137	DC	XL16'FFFFFFFF CCCCCCCC BBBBBBBB FFFFFFFF'	result	
00006D80	BBBBBBBB FFFFFFFF							
00006D88	33333333 55555555			6138	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00006D90	99999999 AAAAAAAA							
00006D98	11111111 22222222			6139	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00006DA0	44444444 88888888							
00006DA8	FFFFFFFF EEEEEEEE			6140	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00006DB0	DDDDDDDD BBBBBBBB							
				6141				
				6142	VRI_K	VEVAL, 231		
00006DB8				6143+	DS	0FD		
00006DB8		00006DB8		6144+	USING	*,R5	base for test data and test routine	
00006DB8	00006E00			6145+T120	DC	A(X120)	address of test routine	
00006DBC	0078			6146+	DC	H'120'	test number	
00006DBE	00			6147+	DC	X'00'		
00006DBF	E7			6148+	DC	HL1'231'	i5	
00006DC0	E5C5E5C1 D3404040			6149+	DC	CL8'VEVAL'	instruction name	
00006DC8	00006E50			6150+	DC	A(RE120+16)	address of v2 source	
00006DCC	00006E60			6151+	DC	A(RE120+32)	address of v3 source	
00006DD0	00006E70			6152+	DC	A(RE120+48)	address of v4 source	
00006DD4	00000010			6153+	DC	A(16)	result length	
00006DD8	00006E40			6154+REA120	DC	A(RE120)	result address	
00006DE0	00000000 00000000			6155+	DS	FD	gap	
00006DE8	00000000 00000000			6156+V10120	DS	XL16	V1 output	
00006DF0	00000000 00000000							
00006DF8	00000000 00000000			6157+	DS	FD	gap	
				6158+*				
00006E00				6159+X120	DS	0F		
00006E00	B982 0011			6160+	XGR	R1,R1		
00006E04	4110 8E94		00001094	6161+	LA	R1,V1FUDGE	load v1 fudge	
00006E08	E711 0000 0006		00000000	6162+	VL	v1,0(R1)	use v21 to test decoder	
00006E0E	E310 5010 0014		00000010	6163+	LGF	R1,V2ADDR	load v2 source	
00006E14	E721 0000 0006		00000000	6164+	VL	v2,0(R1)	use v22 to test decoder	
00006E1A	E310 5014 0014		00000014	6165+	LGF	R1,V3ADDR	load v3 source	
00006E20	E731 0000 0006		00000000	6166+	VL	v3,0(R1)	use v23 to test decoder	
00006E26	E310 5018 0014		00000018	6167+	LGF	R1,V4ADDR	load v4 source	
00006E2C	E741 0000 0006		00000000	6168+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00006E32				6171+	DS	0H		E788 VEVAL	
00006E32	E7			6172+	DC	X'E7'		- Vector Evaluate	
00006E33	12			6173+	DC	X'12'		v1, v2	
00006E34	30			6174+	DC	X'30'		v3, reserved	
00006E35	E7			6175+	DC	HL1'231'		i5	
00006E36	40			6176+	DC	x'40'		v4, RXB	
00006E37	88			6177+	DC	X'88'			
00006E38	E710 5030 000E		00006DE8	6179+	VST	V1,V10120		save v1 output	
00006E3E	07FB			6180+	BR	R11		return	
00006E40				6181+RE120	DC	0F		xl16 expected result	
00006E40				6182+	DR0P	R5			
00006E40	FFFFFFFF 77777777			6183	DC	XL16'FFFFFFFF 77777777	EEEEEEEE BBBB BBBB'	result	
00006E48	EEEEEEEE BBBB BBBB								
00006E50	33333333 55555555			6184	DC	XL16'33333333 55555555	66666666 99999999'	v2	
00006E58	66666666 99999999								
00006E60	77777777 BBBB BBBB			6185	DC	XL16'77777777 BBBB BBBB	DDDD DDDD EEEEEEEE'	v3	
00006E68	DDDD DDDD EEEEEEEE								
00006E70	AAAA AAAA CCCCCCCC			6186	DC	XL16'AAAA AAAA CCCCCCCC	33333333 55555555'	v4	
00006E78	33333333 55555555								
				6187					
				6188					
				6189 * Row 29					
				6190 * i5 = 232		MINOR(A, B, C)			
				6191	VRI_K	VEVAL, 232			
00006E80				6192+	DS	0FD			
00006E80		00006E80		6193+	USING	*, R5		base for test data and test routine	
00006E80	00006EC8			6194+T121	DC	A(X121)		address of test routine	
00006E84	0079			6195+	DC	H'121'		test number	
00006E86	00			6196+	DC	X'00'			
00006E87	E8			6197+	DC	HL1'232'		i5	
00006E88	E5C5E5C1 D3404040			6198+	DC	CL8'VEVAL'		instruction name	
00006E90	00006F18			6199+	DC	A(RE121+16)		address of v2 source	
00006E94	00006F28			6200+	DC	A(RE121+32)		address of v3 source	
00006E98	00006F38			6201+	DC	A(RE121+48)		address of v4 source	
00006E9C	00000010			6202+	DC	A(16)		result length	
00006EA0	00006F08			6203+REA121	DC	A(RE121)		result address	
00006EA8	00000000 00000000			6204+	DS	FD		gap	
00006EB0	00000000 00000000			6205+V10121	DS	XL16		V1 output	
00006EB8	00000000 00000000								
00006EC0	00000000 00000000			6206+	DS	FD		gap	
				6207+*					
00006EC8				6208+X121	DS	0F			
00006EC8	B982 0011			6209+	XGR	R1, R1			
00006ECC	4110 8E94		00001094	6210+	LA	R1, V1FUDGE		load v1 fudge	
00006ED0	E711 0000 0006		00000000	6211+	VL	v1, 0(R1)		use v21 to test decoder	
00006ED6	E310 5010 0014		00000010	6212+	LGF	R1, V2ADDR		load v2 source	
00006EDC	E721 0000 0006		00000000	6213+	VL	v2, 0(R1)		use v22 to test decoder	
00006EE2	E310 5014 0014		00000014	6214+	LGF	R1, V3ADDR		load v3 source	
00006EE8	E731 0000 0006		00000000	6215+	VL	v3, 0(R1)		use v23 to test decoder	
00006EEE	E310 5018 0014		00000018	6216+	LGF	R1, V4ADDR		load v4 source	
00006EF4	E741 0000 0006		00000000	6217+	VL	v4, 0(R1)		use v24 to test decoder	
00006EFA				6220+	DS	0H		E788 VEVAL	
00006EFA	E7			6221+	DC	X'E7'		- Vector Evaluate	
00006EFB	12			6222+	DC	X'12'		v1, v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00006EFC	30			6223+	DC	X'30'		v3, reserved	
00006EFD	E8			6224+	DC	HL1'232'		i5	
00006EFE	40			6225+	DC	x'40'		v4, RXB	
00006EFF	88			6226+	DC	X'88'			
00006F00	E710 5030 000E		00006EB0	6228+	VST	V1,V10121		save v1 output	
00006F06	07FB			6229+	BR	R11		return	
00006F08				6230+RE121	DC	0F		xl16 expected result	
00006F08				6231+	DR0P	R5			
00006F08	CCCCCCCC 99999999			6232	DC	XL16'CCCCCCCC 99999999 22222222 55555555'		result	
00006F10	22222222 55555555								
00006F18	33333333 55555555			6233	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00006F20	99999999 AAAAAAAA								
00006F28	11111111 22222222			6234	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00006F30	44444444 88888888								
00006F38	FFFFFFFF EEEEEEEE			6235	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00006F40	DDDDDDDD BBBBBBBB								
00006F48				6236					
00006F48				6237	VRI_K	VEVAL, 232			
00006F48		00006F48		6238+	DS	0FD			
00006F48	00006F90			6239+	USING	*,R5		base for test data and test routine	
00006F4C	007A			6240+T122	DC	A(X122)		address of test routine	
00006F4E	00			6241+	DC	H'122'		test number	
00006F4F	E8			6242+	DC	X'00'			
00006F50	E5C5E5C1 D3404040			6243+	DC	HL1'232'		i5	
00006F58	00006FE0			6244+	DC	CL8'VEVAL'		instruction name	
00006F5C	00006FF0			6245+	DC	A(RE122+16)		address of v2 source	
00006F60	00007000			6246+	DC	A(RE122+32)		address of v3 source	
00006F64	00000010			6247+	DC	A(RE122+48)		address of v4 source	
00006F68	00006FD0			6248+	DC	A(16)		result length	
00006F70	00000000 00000000			6249+REA122	DC	A(RE122)		result address	
00006F78	00000000 00000000			6250+	DS	FD		gap	
00006F80	00000000 00000000			6251+V10122	DS	XL16		V1 output	
00006F88	00000000 00000000			6252+	DS	FD		gap	
00006F90				6253+*					
00006F90	B982 0011			6254+X122	DS	0F			
00006F94	4110 8E94		00001094	6255+	XGR	R1,R1			
00006F98	E711 0000 0006		00000000	6256+	LA	R1,V1FUDGE		load v1 fudge	
00006F9E	E310 5010 0014		00000010	6257+	VL	v1,0(R1)		use v21 to test decoder	
00006FA4	E721 0000 0006		00000000	6258+	LGF	R1,V2ADDR		load v2 source	
00006FAA	E310 5014 0014		00000014	6259+	VL	v2,0(R1)		use v22 to test decoder	
00006FB0	E731 0000 0006		00000000	6260+	LGF	R1,V3ADDR		load v3 source	
00006FB6	E310 5018 0014		00000018	6261+	VL	v3,0(R1)		use v23 to test decoder	
00006FBC	E741 0000 0006		00000000	6262+	LGF	R1,V4ADDR		load v4 source	
				6263+	VL	v4,0(R1)		use v24 to test decoder	
00006FC2				6266+	DS	0H		E788 VEVAL	
00006FC2	E7			6267+	DC	X'E7'		- Vector Evaluate	
00006FC3	12			6268+	DC	X'12'		v1, v2	
00006FC4	30			6269+	DC	X'30'		v3, reserved	
00006FC5	E8			6270+	DC	HL1'232'		i5	
00006FC6	40			6271+	DC	x'40'		v4, RXB	
00006FC7	88			6272+	DC	X'88'			
00006FC8	E710 5030 000E		00006F78	6274+	VST	V1,V10122		save v1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00006FCE	07FB			6275+	BR	R11	return		
00006FD0				6276+RE122	DC	0F	xl16 expected result		
00006FD0				6277+	DROP	R5			
00006FD0	CCCCCCCC	22222222		6278	DC	XL16 'CCCCCCCC 22222222 88888888 22222222'	result		
00006FD8	88888888	22222222							
00006FE0	33333333	55555555		6279	DC	XL16 '33333333 55555555 66666666 99999999'	v2		
00006FE8	66666666	99999999							
00006FF0	77777777	BBBBBBBB		6280	DC	XL16 '77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
00006FF8	DDDDDDDD	EEEEEEEE							
00007000	AAAAAAAA	CCCCCCCC		6281	DC	XL16 'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00007008	33333333	55555555							
				6282					
				6283 * i5 = 233		SEL (A, NXOR (B, C), NAND (B, C))			
				6284	VRI_K	VEVAL, 233			
00007010				6285+	DS	0FD			
00007010		00007010		6286+	USING	*, R5	base for test data and test routine		
00007010	00007058			6287+T123	DC	A(X123)	address of test routine		
00007014	007B			6288+	DC	H'123'	test number		
00007016	00			6289+	DC	X'00'			
00007017	E9			6290+	DC	HL1'233'	i5		
00007018	E5C5E5C1	D3404040		6291+	DC	CL8'VEVAL'	instruction name		
00007020	000070A8			6292+	DC	A(RE123+16)	address of v2 source		
00007024	000070B8			6293+	DC	A(RE123+32)	address of v3 source		
00007028	000070C8			6294+	DC	A(RE123+48)	address of v4 source		
0000702C	00000010			6295+	DC	A(16)	result length		
00007030	00007098			6296+REA123	DC	A(RE123)	result address		
00007038	00000000	00000000		6297+	DS	FD	gap		
00007040	00000000	00000000		6298+V10123	DS	XL16	V1 output		
00007048	00000000	00000000							
00007050	00000000	00000000		6299+	DS	FD	gap		
				6300+*					
00007058				6301+X123	DS	0F			
00007058	B982 0011			6302+	XGR	R1, R1			
0000705C	4110 8E94		00001094	6303+	LA	R1, V1FUDGE	load v1 fudge		
00007060	E711 0000 0006		00000000	6304+	VL	v1, 0(R1)	use v21 to test decoder		
00007066	E310 5010 0014		00000010	6305+	LGF	R1, V2ADDR	load v2 source		
0000706C	E721 0000 0006		00000000	6306+	VL	v2, 0(R1)	use v22 to test decoder		
00007072	E310 5014 0014		00000014	6307+	LGF	R1, V3ADDR	load v3 source		
00007078	E731 0000 0006		00000000	6308+	VL	v3, 0(R1)	use v23 to test decoder		
0000707E	E310 5018 0014		00000018	6309+	LGF	R1, V4ADDR	load v4 source		
00007084	E741 0000 0006		00000000	6310+	VL	v4, 0(R1)	use v24 to test decoder		
0000708A				6313+	DS	0H	E788 VEVAL		
0000708A	E7			6314+	DC	X'E7'	- Vector Evaluate		
0000708B	12			6315+	DC	X'12'	v1, v2		
0000708C	30			6316+	DC	X'30'	v3, reserved		
0000708D	E9			6317+	DC	HL1'233'	i5		
0000708E	40			6318+	DC	x'40'	v4, RXB		
0000708F	88			6319+	DC	X'88'			
00007090	E710 5030 000E		00007040	6321+	VST	V1, V10123	save v1 output		
00007096	07FB			6322+	BR	R11	return		
00007098				6323+RE123	DC	0F	xl16 expected result		
00007098				6324+	DROP	R5			
00007098	DDDDDDDD	99999999		6325	DC	XL16 'DDDDDDDD 99999999 22222222 DDDDDDDD'	result		
000070A0	22222222	DDDDDDDD							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000070A8	33333333	55555555		6326	DC	XL16'	33333333 55555555 99999999	AAAAAAA'	v2
000070B0	99999999	AAAAAAA							
000070B8	11111111	22222222		6327	DC	XL16'	11111111 22222222 44444444	88888888'	v3
000070C0	44444444	88888888							
000070C8	FFFFFFFF	EEEEEEEE		6328	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD	BBBBBBBB'	v4
000070D0	DDDDDDDD	BBBBBBBB							
				6329					
				6330	VRI_K	VEVAL,	233		
000070D8				6331+	DS	0FD			
000070D8			000070D8	6332+	USING	*,R5		base for test data and test routine	
000070D8	00007120			6333+T124	DC	A(X124)		address of test routine	
000070DC	007C			6334+	DC	H'124'		test number	
000070DE	00			6335+	DC	X'00'			
000070DF	E9			6336+	DC	HL1'233'		i5	
000070E0	E5C5E5C1	D3404040		6337+	DC	CL8'VEVAL'		instruction name	
000070E8	00007170			6338+	DC	A(RE124+16)		address of v2 source	
000070EC	00007180			6339+	DC	A(RE124+32)		address of v3 source	
000070F0	00007190			6340+	DC	A(RE124+48)		address of v4 source	
000070F4	00000010			6341+	DC	A(16)		result length	
000070F8	00007160			6342+REA124	DC	A(RE124)		result address	
00007100	00000000	00000000		6343+	DS	FD		gap	
00007108	00000000	00000000		6344+V10124	DS	XL16		V1 output	
00007110	00000000	00000000							
00007118	00000000	00000000		6345+	DS	FD		gap	
				6346+*					
00007120				6347+X124	DS	0F			
00007120	B982 0011			6348+	XGR	R1,R1			
00007124	4110 8E94		00001094	6349+	LA	R1,V1FUDGE		load v1 fudge	
00007128	E711 0000 0006		00000000	6350+	VL	v1,0(R1)		use v21 to test decoder	
0000712E	E310 5010 0014		00000010	6351+	LGF	R1,V2ADDR		load v2 source	
00007134	E721 0000 0006		00000000	6352+	VL	v2,0(R1)		use v22 to test decoder	
0000713A	E310 5014 0014		00000014	6353+	LGF	R1,V3ADDR		load v3 source	
00007140	E731 0000 0006		00000000	6354+	VL	v3,0(R1)		use v23 to test decoder	
00007146	E310 5018 0014		00000018	6355+	LGF	R1,V4ADDR		load v4 source	
0000714C	E741 0000 0006		00000000	6356+	VL	v4,0(R1)		use v24 to test decoder	
00007152				6359+	DS	0H		E788 VEVAL	
00007152	E7			6360+	DC	X'E7'		- Vector Evaluate	
00007153	12			6361+	DC	X'12'		v1, v2	
00007154	30			6362+	DC	X'30'		v3, reserved	
00007155	E9			6363+	DC	HL1'233'		i5	
00007156	40			6364+	DC	x'40'		v4, RXB	
00007157	88			6365+	DC	X'88'			
00007158	E710 5030 000E		00007108	6367+	VST	V1,V10124		save v1 output	
0000715E	07FB			6368+	BR	R11		return	
00007160				6369+RE124	DC	0F		xl16 expected result	
00007160				6370+	DROP	R5			
00007160	EEEEEEEE	22222222		6371	DC	XL16'	EEEEEEEE 22222222 88888888	22222222'	result
00007168	88888888	22222222							
00007170	33333333	55555555		6372	DC	XL16'	33333333 55555555 66666666	99999999'	v2
00007178	66666666	99999999							
00007180	77777777	BBBBBBBB		6373	DC	XL16'	77777777 BBBBBBBB DDDDDDDD	EEEEEEEE'	v3
00007188	DDDDDDDD	EEEEEEEE							
00007190	AAAAAAA	CCCCCCCC		6374	DC	XL16'	AAAAAAA CCCCCCCC 33333333	55555555'	v4
00007198	33333333	55555555							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				6375	
				6376 * i5 = 239	OR(A, NAND(B, C))
				6377	VRI_K VEVAL, 239
000071A0				6378+	DS 0FD
000071A0		000071A0		6379+	USING *, R5
000071A0	000071E8			6380+T125	DC A(X125)
000071A4	007D			6381+	DC H'125'
000071A6	00			6382+	DC X'00'
000071A7	EF			6383+	DC HL1'239'
000071A8	E5C5E5C1 D3404040			6384+	DC CL8'VEVAL'
000071B0	00007238			6385+	DC A(RE125+16)
000071B4	00007248			6386+	DC A(RE125+32)
000071B8	00007258			6387+	DC A(RE125+48)
000071BC	00000010			6388+	DC A(16)
000071C0	00007228			6389+REA125	DC A(RE125)
000071C8	00000000 00000000			6390+	DS FD
000071D0	00000000 00000000			6391+V10125	DS XL16
000071D8	00000000 00000000				
000071E0	00000000 00000000			6392+	DS FD
				6393+*	
000071E8				6394+X125	DS 0F
000071E8	B982 0011			6395+	XGR R1, R1
000071EC	4110 8E94		00001094	6396+	LA R1, V1FUDGE
000071F0	E711 0000 0006		00000000	6397+	VL v1, 0(R1)
000071F6	E310 5010 0014		00000010	6398+	LGF R1, V2ADDR
000071FC	E721 0000 0006		00000000	6399+	VL v2, 0(R1)
00007202	E310 5014 0014		00000014	6400+	LGF R1, V3ADDR
00007208	E731 0000 0006		00000000	6401+	VL v3, 0(R1)
0000720E	E310 5018 0014		00000018	6402+	LGF R1, V4ADDR
00007214	E741 0000 0006		00000000	6403+	VL v4, 0(R1)
0000721A				6406+	DS 0H
0000721A	E7			6407+	DC X'E7'
0000721B	12			6408+	DC X'12'
0000721C	30			6409+	DC X'30'
0000721D	EF			6410+	DC HL1'239'
0000721E	40			6411+	DC x'40'
0000721F	88			6412+	DC X'88'
00007220	E710 5030 000E		000071D0	6414+	VST V1, V10125
00007226	07FB			6415+	BR R11
00007228				6416+RE125	DC 0F
00007228				6417+	DROP R5
00007228	FFFFFFFF DDDDDDDD			6418	DC XL16'FFFFFFFF DDDDDDDD BBBBBBBB FFFFFFFF'
00007230	BBBBBBBB FFFFFFFF				
00007238	33333333 55555555			6419	DC XL16'33333333 55555555 99999999 AAAAAAAA'
00007240	99999999 AAAAAAAA				
00007248	11111111 22222222			6420	DC XL16'11111111 22222222 44444444 88888888'
00007250	44444444 88888888				
00007258	FFFFFFFF EEEEEEEE			6421	DC XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'
00007260	DDDDDDDD BBBBBBBB				
				6422	
				6423	VRI_K VEVAL, 239
00007268				6424+	DS 0FD
00007268		00007268		6425+	USING *, R5
00007268	000072B0			6426+T126	DC A(X126)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000726C	007E			6427+	DC	H'126'		test number	
0000726E	00			6428+	DC	X'00'			
0000726F	EF			6429+	DC	HL1'239'		i5	
00007270	E5C5E5C1	D3404040		6430+	DC	CL8'VEVAL'		instruction name	
00007278	00007300			6431+	DC	A(RE126+16)		address of v2 source	
0000727C	00007310			6432+	DC	A(RE126+32)		address of v3 source	
00007280	00007320			6433+	DC	A(RE126+48)		address of v4 source	
00007284	00000010			6434+	DC	A(16)		result length	
00007288	000072F0			6435+REA126	DC	A(RE126)		result address	
00007290	00000000	00000000		6436+	DS	FD		gap	
00007298	00000000	00000000		6437+V10126	DS	XL16		V1 output	
000072A0	00000000	00000000							
000072A8	00000000	00000000		6438+	DS	FD		gap	
				6439+*					
000072B0				6440+X126	DS	0F			
000072B0	B982 0011			6441+	XGR	R1,R1			
000072B4	4110 8E94		00001094	6442+	LA	R1,V1FUDGE		load v1 fudge	
000072B8	E711 0000 0006		00000000	6443+	VL	v1,0(R1)		use v21 to test decoder	
000072BE	E310 5010 0014		00000010	6444+	LGF	R1,V2ADDR		load v2 source	
000072C4	E721 0000 0006		00000000	6445+	VL	v2,0(R1)		use v22 to test decoder	
000072CA	E310 5014 0014		00000014	6446+	LGF	R1,V3ADDR		load v3 source	
000072D0	E731 0000 0006		00000000	6447+	VL	v3,0(R1)		use v23 to test decoder	
000072D6	E310 5018 0014		00000018	6448+	LGF	R1,V4ADDR		load v4 source	
000072DC	E741 0000 0006		00000000	6449+	VL	v4,0(R1)		use v24 to test decoder	
000072E2				6452+	DS	0H		E788 VEVAL	
000072E2	E7			6453+	DC	X'E7'		- Vector Evaluate	
000072E3	12			6454+	DC	X'12'		v1, v2	
000072E4	30			6455+	DC	X'30'		v3, reserved	
000072E5	EF			6456+	DC	HL1'239'		i5	
000072E6	40			6457+	DC	x'40'		v4, RXB	
000072E7	88			6458+	DC	X'88'			
000072E8	E710 5030 000E		00007298	6460+	VST	V1,V10126		save v1 output	
000072EE	07FB			6461+	BR	R11		return	
000072F0				6462+RE126	DC	0F		xl16 expected result	
000072F0				6463+	DROP	R5			
000072F0	FFFFFFFF 77777777			6464	DC	XL16'FFFFFFFF 77777777	EEEEEEEE BBBB BBBB	result	
000072F8	EEEEEEEE BBBB BBBB								
00007300	33333333 55555555			6465	DC	XL16'33333333 55555555	66666666 99999999	v2	
00007308	66666666 99999999								
00007310	77777777 BBBB BBBB			6466	DC	XL16'77777777 BBBB BBBB	DDDDDDDD EEEEEEEE	v3	
00007318	DDDDDDDD EEEEEEEE								
00007320	AAAAAAAA CCCCCCCC			6467	DC	XL16'AAAAAAAA CCCCCCCC	33333333 55555555	v4	
00007328	33333333 55555555								
				6468					
				6469					
				6470 * Row 30					
				6471 * i5 = 241		NAND(A,NAND(B,C))			
				6472	VRI_K	VEVAL, 241			
00007330				6473+	DS	0FD			
00007330		00007330		6474+	USING	*,R5		base for test data and test routine	
00007330	00007378			6475+T127	DC	A(X127)		address of test routine	
00007334	007F			6476+	DC	H'127'		test number	
00007336	00			6477+	DC	X'00'			
00007337	F1			6478+	DC	HL1'241'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00007338	E5C5E5C1 D3404040			6479+	DC	CL8'VEVAL'	instruction name
00007340	000073C8			6480+	DC	A(RE127+16)	address of v2 source
00007344	000073D8			6481+	DC	A(RE127+32)	address of v3 source
00007348	000073E8			6482+	DC	A(RE127+48)	address of v4 source
0000734C	00000010			6483+	DC	A(16)	result length
00007350	000073B8			6484+REA127	DC	A(RE127)	result address
00007358	00000000 00000000			6485+	DS	FD	gap
00007360	00000000 00000000			6486+V10127	DS	XL16	V1 output
00007368	00000000 00000000						
00007370	00000000 00000000			6487+	DS	FD	gap
				6488+*			
00007378				6489+X127	DS	0F	
00007378	B982 0011			6490+	XGR	R1, R1	
0000737C	4110 8E94		00001094	6491+	LA	R1, V1FUDGE	load v1 fudge
00007380	E711 0000 0006		00000000	6492+	VL	v1, 0(R1)	use v21 to test decoder
00007386	E310 5010 0014		00000010	6493+	LGF	R1, V2ADDR	load v2 source
0000738C	E721 0000 0006		00000000	6494+	VL	v2, 0(R1)	use v22 to test decoder
00007392	E310 5014 0014		00000014	6495+	LGF	R1, V3ADDR	load v3 source
00007398	E731 0000 0006		00000000	6496+	VL	v3, 0(R1)	use v23 to test decoder
0000739E	E310 5018 0014		00000018	6497+	LGF	R1, V4ADDR	load v4 source
000073A4	E741 0000 0006		00000000	6498+	VL	v4, 0(R1)	use v24 to test decoder
000073AA				6501+	DS	0H	E788 VEVAL
000073AA	E7			6502+	DC	X'E7'	- Vector Evaluate
000073AB	12			6503+	DC	X'12'	v1, v2
000073AC	30			6504+	DC	X'30'	v3, reserved
000073AD	F1			6505+	DC	HL1'241'	i5
000073AE	40			6506+	DC	x'40'	v4, RXB
000073AF	88			6507+	DC	X'88'	
000073B0	E710 5030 000E		00007360	6509+	VST	V1, V10127	save v1 output
000073B6	07FB			6510+	BR	R11	return
000073B8				6511+RE127	DC	0F	xl16 expected result
000073B8				6512+	DROP	R5	
000073B8	DDDDDDDD AAAAAAAA			6513	DC	XL16'DDDDDDDD AAAAAAAA 66666666 DDDDDDDD'	result
000073C0	66666666 DDDDDDDD						
000073C8	33333333 55555555			6514	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
000073D0	99999999 AAAAAAAA						
000073D8	11111111 22222222			6515	DC	XL16'11111111 22222222 44444444 88888888'	v3
000073E0	44444444 88888888						
000073E8	FFFFFFFF EEEEEEEE			6516	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
000073F0	DDDDDDDD BBBB BBBB						
				6517			
				6518	VRI_K	VEVAL, 241	
000073F8				6519+	DS	0FD	
000073F8		000073F8		6520+	USING	*, R5	base for test data and test routine
000073F8	00007440			6521+T128	DC	A(X128)	address of test routine
000073FC	0080			6522+	DC	H'128'	test number
000073FE	00			6523+	DC	X'00'	
000073FF	F1			6524+	DC	HL1'241'	i5
00007400	E5C5E5C1 D3404040			6525+	DC	CL8'VEVAL'	instruction name
00007408	00007490			6526+	DC	A(RE128+16)	address of v2 source
0000740C	000074A0			6527+	DC	A(RE128+32)	address of v3 source
00007410	000074B0			6528+	DC	A(RE128+48)	address of v4 source
00007414	00000010			6529+	DC	A(16)	result length
00007418	00007480			6530+REA128	DC	A(RE128)	result address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00007420	00000000 00000000			6531+	DS	FD	gap		
00007428	00000000 00000000			6532+V10128	DS	XL16	V1 output		
00007430	00000000 00000000								
00007438	00000000 00000000			6533+ 6534+*	DS	FD	gap		
00007440				6535+X128	DS	0F			
00007440	B982 0011			6536+	XGR	R1,R1			
00007444	4110 8E94		00001094	6537+	LA	R1,V1FUDGE	load v1 fudge		
00007448	E711 0000 0006		00000000	6538+	VL	v1,0(R1)	use v21 to test decoder		
0000744E	E310 5010 0014		00000010	6539+	LGF	R1,V2ADDR	load v2 source		
00007454	E721 0000 0006		00000000	6540+	VL	v2,0(R1)	use v22 to test decoder		
0000745A	E310 5014 0014		00000014	6541+	LGF	R1,V3ADDR	load v3 source		
00007460	E731 0000 0006		00000000	6542+	VL	v3,0(R1)	use v23 to test decoder		
00007466	E310 5018 0014		00000018	6543+	LGF	R1,V4ADDR	load v4 source		
0000746C	E741 0000 0006		00000000	6544+	VL	v4,0(R1)	use v24 to test decoder		
00007472				6547+	DS	0H	E788 VEVAL		
00007472	E7			6548+	DC	X'E7'	- Vector Evaluate		
00007473	12			6549+	DC	X'12'	v1, v2		
00007474	30			6550+	DC	X'30'	v3, reserved		
00007475	F1			6551+	DC	HL1'241'	i5		
00007476	40			6552+	DC	x'40'	v4, RXB		
00007477	88			6553+	DC	X'88'			
00007478	E710 5030 000E		00007428	6555+	VST	V1,V10128	save v1 output		
0000747E	07FB			6556+	BR	R11	return		
00007480				6557+RE128	DC	0F	xl16 expected result		
00007480				6558+	DROP	R5			
00007480	EEEEEEEE AAAAAAAA			6559	DC	XL16'EEEEEEEE AAAAAAAA 99999999 66666666'	result		
00007488	99999999 66666666								
00007490	33333333 55555555			6560	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00007498	66666666 99999999								
000074A0	77777777 BBBB BBBB			6561	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
000074A8	DDDDDDDD EEEEEEEE								
000074B0	AAAAAAAA CCCCCCCC			6562	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
000074B8	33333333 55555555								
				6563					
				6564 * i5 = 246		NAND(A,NXOR(B,C))			
				6565	VRI_K	VEVAL, 246			
000074C0				6566+	DS	0FD			
000074C0		000074C0		6567+	USING	*,R5	base for test data and test routine		
000074C0	00007508			6568+T129	DC	A(X129)	address of test routine		
000074C4	0081			6569+	DC	H'129'	test number		
000074C6	00			6570+	DC	X'00'			
000074C7	F6			6571+	DC	HL1'246'	i5		
000074C8	E5C5E5C1 D3404040			6572+	DC	CL8'VEVAL'	instruction name		
000074D0	00007558			6573+	DC	A(RE129+16)	address of v2 source		
000074D4	00007568			6574+	DC	A(RE129+32)	address of v3 source		
000074D8	00007578			6575+	DC	A(RE129+48)	address of v4 source		
000074DC	00000010			6576+	DC	A(16)	result length		
000074E0	00007548			6577+REA129	DC	A(RE129)	result address		
000074E8	00000000 00000000			6578+	DS	FD	gap		
000074F0	00000000 00000000			6579+V10129	DS	XL16	V1 output		
000074F8	00000000 00000000								
00007500	00000000 00000000			6580+	DS	FD	gap		
				6581+*					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00007508				6582+X129	DS	0F	
00007508	B982 0011			6583+	XGR	R1, R1	
0000750C	4110 8E94		00001094	6584+	LA	R1, V1FUDGE	load v1 fudge
00007510	E711 0000 0006		00000000	6585+	VL	v1, 0(R1)	use v21 to test decoder
00007516	E310 5010 0014		00000010	6586+	LGF	R1, V2ADDR	load v2 source
0000751C	E721 0000 0006		00000000	6587+	VL	v2, 0(R1)	use v22 to test decoder
00007522	E310 5014 0014		00000014	6588+	LGF	R1, V3ADDR	load v3 source
00007528	E731 0000 0006		00000000	6589+	VL	v3, 0(R1)	use v23 to test decoder
0000752E	E310 5018 0014		00000018	6590+	LGF	R1, V4ADDR	load v4 source
00007534	E741 0000 0006		00000000	6591+	VL	v4, 0(R1)	use v24 to test decoder
0000753A				6594+	DS	0H	E788 VEVAL
0000753A	E7			6595+	DC	X'E7'	- Vector Evaluate
0000753B	12			6596+	DC	X'12'	v1, v2
0000753C	30			6597+	DC	X'30'	v3, reserved
0000753D	F6			6598+	DC	HL1'246'	i5
0000753E	40			6599+	DC	x'40'	v4, RXB
0000753F	88			6600+	DC	X'88'	
00007540	E710 5030 000E		000074F0	6602+	VST	V1, V10129	save v1 output
00007546	07FB			6603+	BR	R11	return
00007548				6604+RE129	DC	0F	xl16 expected result
00007548				6605+	DROP	R5	
00007548	EEEEEEEE EEEEEEEE			6606	DC	XL16'EEEEEEEE EEEEEEEE FFFFFFFF 77777777'	result
00007550	FFFFFFFF 77777777						
00007558	33333333 55555555			6607	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00007560	99999999 AAAAAAAA						
00007568	11111111 22222222			6608	DC	XL16'11111111 22222222 44444444 88888888'	v3
00007570	44444444 88888888						
00007578	FFFFFFFF EEEEEEEE			6609	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00007580	DDDDDDDD BBBB BBBB						
00007588				6610			
00007588				6611	VRI_K	VEVAL, 246	
00007588		00007588		6612+	DS	0FD	
00007588	000075D0			6613+	USING	*, R5	base for test data and test routine
0000758C	0082			6614+T130	DC	A(X130)	address of test routine
0000758E	00			6615+	DC	H'130'	test number
0000758F	F6			6616+	DC	X'00'	
00007590	E5C5E5C1 D3404040			6617+	DC	HL1'246'	i5
00007598	00007620			6618+	DC	CL8'VEVAL'	instruction name
0000759C	00007630			6619+	DC	A(RE130+16)	address of v2 source
000075A0	00007640			6620+	DC	A(RE130+32)	address of v3 source
000075A4	00000010			6621+	DC	A(RE130+48)	address of v4 source
000075A8	00007610			6622+	DC	A(16)	result length
000075B0	00000000 00000000			6623+REA130	DC	A(RE130)	result address
000075B8	00000000 00000000			6624+	DS	FD	gap
000075C0	00000000 00000000			6625+V10130	DS	XL16	V1 output
000075C8	00000000 00000000						
000075D0				6626+	DS	FD	gap
000075D0				6627+*			
000075D0	B982 0011			6628+X130	DS	0F	
000075D4	4110 8E94		00001094	6629+	XGR	R1, R1	
000075D8	E711 0000 0006		00000000	6630+	LA	R1, V1FUDGE	load v1 fudge
000075DE	E310 5010 0014		00000010	6631+	VL	v1, 0(R1)	use v21 to test decoder
000075E4	E721 0000 0006		00000000	6632+	LGF	R1, V2ADDR	load v2 source
				6633+	VL	v2, 0(R1)	use v22 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000075EA	E310 5014 0014		00000014	6634+	LGF	R1,V3ADDR	load v3 source	
000075F0	E731 0000 0006		00000000	6635+	VL	v3,0(R1)	use v23 to test decoder	
000075F6	E310 5018 0014		00000018	6636+	LGF	R1,V4ADDR	load v4 source	
000075FC	E741 0000 0006		00000000	6637+	VL	v4,0(R1)	use v24 to test decoder	
00007602				6640+	DS	0H	E788 VEVAL	
00007602	E7			6641+	DC	X'E7'	- Vector Evaluate	
00007603	12			6642+	DC	X'12'	v1, v2	
00007604	30			6643+	DC	X'30'	v3, reserved	
00007605	F6			6644+	DC	HL1'246'	i5	
00007606	40			6645+	DC	x'40'	v4, RXB	
00007607	88			6646+	DC	X'88'		
00007608	E710 5030 000E		000075B8	6648+	VST	V1,V10130	save v1 output	
0000760E	07FB			6649+	BR	R11	return	
00007610				6650+RE130	DC	0F	xl16 expected result	
00007610				6651+	DR0P	R5		
00007610	DDDDDDDD FFFFFFFF			6652	DC	XL16'DDDDDDDD FFFFFFFF FFFFFFFF FFFFFFFF'	result	
00007618	FFFFFFFF FFFFFFFF							
00007620	33333333 55555555			6653	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00007628	66666666 99999999							
00007630	77777777 BBBB BBBB			6654	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00007638	DDDDDDDD EEEEEEEE							
00007640	AAAAAAAA CCCCCCCC			6655	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00007648	33333333 55555555							
				6656				
				6657 * i5 = 247		NAND(A,NOR(B,C))		
				6658	VRI_K	VEVAL, 247		
00007650				6659+	DS	0FD		
00007650		00007650		6660+	USING	*,R5	base for test data and test routine	
00007650	00007698			6661+T131	DC	A(X131)	address of test routine	
00007654	0083			6662+	DC	H'131'	test number	
00007656	00			6663+	DC	X'00'		
00007657	F7			6664+	DC	HL1'247'	i5	
00007658	E5C5E5C1 D3404040			6665+	DC	CL8'VEVAL'	instruction name	
00007660	000076E8			6666+	DC	A(RE131+16)	address of v2 source	
00007664	000076F8			6667+	DC	A(RE131+32)	address of v3 source	
00007668	00007708			6668+	DC	A(RE131+48)	address of v4 source	
0000766C	00000010			6669+	DC	A(16)	result length	
00007670	000076D8			6670+REA131	DC	A(RE131)	result address	
00007678	00000000 00000000			6671+	DS	FD	gap	
00007680	00000000 00000000			6672+V10131	DS	XL16	V1 output	
00007688	00000000 00000000							
00007690	00000000 00000000			6673+	DS	FD	gap	
				6674+*				
00007698				6675+X131	DS	0F		
00007698	B982 0011			6676+	XGR	R1,R1		
0000769C	4110 8E94		00001094	6677+	LA	R1,V1FUDGE	load v1 fudge	
000076A0	E711 0000 0006		00000000	6678+	VL	v1,0(R1)	use v21 to test decoder	
000076A6	E310 5010 0014		00000010	6679+	LGF	R1,V2ADDR	load v2 source	
000076AC	E721 0000 0006		00000000	6680+	VL	v2,0(R1)	use v22 to test decoder	
000076B2	E310 5014 0014		00000014	6681+	LGF	R1,V3ADDR	load v3 source	
000076B8	E731 0000 0006		00000000	6682+	VL	v3,0(R1)	use v23 to test decoder	
000076BE	E310 5018 0014		00000018	6683+	LGF	R1,V4ADDR	load v4 source	
000076C4	E741 0000 0006		00000000	6684+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000076CA				6687+	DS	0H		E788 VEVAL	
000076CA	E7			6688+	DC	X'E7'		- Vector Evaluate	
000076CB	12			6689+	DC	X'12'		v1, v2	
000076CC	30			6690+	DC	X'30'		v3, reserved	
000076CD	F7			6691+	DC	HL1'247'		i5	
000076CE	40			6692+	DC	x'40'		v4, RXB	
000076CF	88			6693+	DC	X'88'			
000076D0	E710 5030 000E		00007680	6695+	VST	V1,V10131		save v1 output	
000076D6	07FB			6696+	BR	R11		return	
000076D8				6697+RE131	DC	0F		xl16 expected result	
000076D8				6698+	DR0P	R5			
000076D8	FFFFFFFF EEEEEEEE			6699	DC	XL16'FFFFFFFF EEEEEEEE FFFFFFFF FFFFFFFF'		result	
000076E0	FFFFFFFF FFFFFFFF								
000076E8	33333333 55555555			6700	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
000076F0	99999999 AAAAAAAA								
000076F8	11111111 22222222			6701	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00007700	44444444 88888888								
00007708	FFFFFFFF EEEEEEEE			6702	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
00007710	DDDDDDDD BBBB BBBB								
				6703					
				6704	VRI_K	VEVAL, 247			
00007718				6705+	DS	0FD			
00007718		00007718		6706+	USING	*, R5		base for test data and test routine	
00007718	00007760			6707+T132	DC	A(X132)		address of test routine	
0000771C	0084			6708+	DC	H'132'		test number	
0000771E	00			6709+	DC	X'00'			
0000771F	F7			6710+	DC	HL1'247'		i5	
00007720	E5C5E5C1 D3404040			6711+	DC	CL8'VEVAL'		instruction name	
00007728	000077B0			6712+	DC	A(RE132+16)		address of v2 source	
0000772C	000077C0			6713+	DC	A(RE132+32)		address of v3 source	
00007730	000077D0			6714+	DC	A(RE132+48)		address of v4 source	
00007734	00000010			6715+	DC	A(16)		result length	
00007738	000077A0			6716+REA132	DC	A(RE132)		result address	
00007740	00000000 00000000			6717+	DS	FD		gap	
00007748	00000000 00000000			6718+V10132	DS	XL16		V1 output	
00007750	00000000 00000000								
00007758	00000000 00000000			6719+	DS	FD		gap	
				6720+*					
00007760				6721+X132	DS	0F			
00007760	B982 0011			6722+	XGR	R1, R1			
00007764	4110 8E94		00001094	6723+	LA	R1, V1FUDGE		load v1 fudge	
00007768	E711 0000 0006		00000000	6724+	VL	v1, 0(R1)		use v21 to test decoder	
0000776E	E310 5010 0014		00000010	6725+	LGF	R1, V2ADDR		load v2 source	
00007774	E721 0000 0006		00000000	6726+	VL	v2, 0(R1)		use v22 to test decoder	
0000777A	E310 5014 0014		00000014	6727+	LGF	R1, V3ADDR		load v3 source	
00007780	E731 0000 0006		00000000	6728+	VL	v3, 0(R1)		use v23 to test decoder	
00007786	E310 5018 0014		00000018	6729+	LGF	R1, V4ADDR		load v4 source	
0000778C	E741 0000 0006		00000000	6730+	VL	v4, 0(R1)		use v24 to test decoder	
00007792				6733+	DS	0H		E788 VEVAL	
00007792	E7			6734+	DC	X'E7'		- Vector Evaluate	
00007793	12			6735+	DC	X'12'		v1, v2	
00007794	30			6736+	DC	X'30'		v3, reserved	
00007795	F7			6737+	DC	HL1'247'		i5	
00007796	40			6738+	DC	x'40'		v4, RXB	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00007797	88			6739+	DC	X'88'			
00007798	E710 5030 000E		00007748	6741+	VST	V1,V10132	save v1 output		
0000779E	07FB			6742+	BR	R11	return		
000077A0				6743+RE132	DC	0F	xl16 expected result		
000077A0				6744+	DR0P	R5			
000077A0	FFFFFFFF FFFFFFFF			6745	DC	XL16'FFFFFFFF FFFFFFFF FFFFFFFF FFFFFFFF'	result		
000077A8	FFFFFFFF FFFFFFFF								
000077B0	33333333 55555555			6746	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000077B8	66666666 99999999								
000077C0	77777777 BBBB BBBB			6747	DC	XL16'77777777 BBBB BBBB DDDDDDDDD EEEEEEEEE'	v3		
000077C8	DDDDDDDD EEEEEEEE								
000077D0	AAAAAAAA CCCCCCCC			6748	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
000077D8	33333333 55555555								
				6749					
				6750					
				6751 * Row 31					
				6752 * i5 = 248		NAND(A,OR(B,C))			
000077E0				6753	VRI_K	VEVAL, 248			
000077E0		000077E0		6754+	DS	0FD			
000077E0	00007828			6755+	USING	*,R5	base for test data and test routine		
000077E4	0085			6756+T133	DC	A(X133)	address of test routine		
000077E6	00			6757+	DC	H'133'	test number		
000077E7	F8			6758+	DC	X'00'			
000077E8	E5C5E5C1 D3404040			6759+	DC	HL1'248'	i5		
000077F0	00007878			6760+	DC	CL8'VEVAL'	instruction name		
000077F4	00007888			6761+	DC	A(RE133+16)	address of v2 source		
000077F8	00007898			6762+	DC	A(RE133+32)	address of v3 source		
000077FC	00000010			6763+	DC	A(RE133+48)	address of v4 source		
00007800	00007868			6764+	DC	A(16)	result length		
00007808	00000000 00000000			6765+REA133	DC	A(RE133)	result address		
00007810	00000000 00000000			6766+	DS	FD	gap		
00007818	00000000 00000000			6767+V10133	DS	XL16	V1 output		
00007820	00000000 00000000			6768+	DS	FD	gap		
				6769+*					
00007828				6770+X133	DS	0F			
00007828	B982 0011			6771+	XGR	R1,R1			
0000782C	4110 8E94		00001094	6772+	LA	R1,V1FUDGE	load v1 fudge		
00007830	E711 0000 0006		00000000	6773+	VL	v1,0(R1)	use v21 to test decoder		
00007836	E310 5010 0014		00000010	6774+	LGF	R1,V2ADDR	load v2 source		
0000783C	E721 0000 0006		00000000	6775+	VL	v2,0(R1)	use v22 to test decoder		
00007842	E310 5014 0014		00000014	6776+	LGF	R1,V3ADDR	load v3 source		
00007848	E731 0000 0006		00000000	6777+	VL	v3,0(R1)	use v23 to test decoder		
0000784E	E310 5018 0014		00000018	6778+	LGF	R1,V4ADDR	load v4 source		
00007854	E741 0000 0006		00000000	6779+	VL	v4,0(R1)	use v24 to test decoder		
0000785A				6782+	DS	0H	E788 VEVAL		
0000785A	E7			6783+	DC	X'E7'	- Vector Evaluate		
0000785B	12			6784+	DC	X'12'	v1, v2		
0000785C	30			6785+	DC	X'30'	v3, reserved		
0000785D	F8			6786+	DC	HL1'248'	i5		
0000785E	40			6787+	DC	x'40'	v4, RXB		
0000785F	88			6788+	DC	X'88'			
00007860	E710 5030 000E		00007810	6790+	VST	V1,V10133	save v1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00007866	07FB			6791+	BR	R11	return		
00007868				6792+RE133	DC	0F	xl16 expected result		
00007868				6793+	DROP	R5			
00007868	CCCCCCCC	BBBBBBBB		6794	DC	XL16'	CCCCCCCC	BBBBBBBB	66666666 55555555' result
00007870	66666666	55555555							
00007878	33333333	55555555		6795	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
00007880	99999999	AAAAAAA							
00007888	11111111	22222222		6796	DC	XL16'	11111111	22222222	44444444 88888888' v3
00007890	44444444	88888888							
00007898	FFFFFFFF	EEEEEEEE		6797	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBBBBBB' v4
000078A0	DDDDDDDD	BBBBBBBB							
000078A8				6798					
000078A8				6799	VRI_K	VEVAL, 248			
000078A8		000078A8		6800+	DS	0FD			
000078A8	000078F0			6801+	USING	*, R5	base for test data and test routine		
000078AC	0086			6802+T134	DC	A(X134)	address of test routine		
000078AE	00			6803+	DC	H'134'	test number		
000078AF	F8			6804+	DC	X'00'			
000078B0	E5C5E5C1	D3404040		6805+	DC	HL1'248'	i5		
000078B8	00007940			6806+	DC	CL8'VEVAL'	instruction name		
000078BC	00007950			6807+	DC	A(RE134+16)	address of v2 source		
000078C0	00007960			6808+	DC	A(RE134+32)	address of v3 source		
000078C4	00000010			6809+	DC	A(RE134+48)	address of v4 source		
000078C8	00007930			6810+	DC	A(16)	result length		
000078D0	00000000	00000000		6811+REA134	DC	A(RE134)	result address		
000078D8	00000000	00000000		6812+	DS	FD	gap		
000078E0	00000000	00000000		6813+V10134	DS	XL16	V1 output		
000078E8	00000000	00000000		6814+	DS	FD	gap		
000078F0				6815+*					
000078F0	B982 0011			6816+X134	DS	0F			
000078F4	4110 8E94		00001094	6817+	XGR	R1, R1			
000078F8	E711 0000 0006		00000000	6818+	LA	R1, V1FUDGE	load v1 fudge		
000078FE	E310 5010 0014		00000010	6819+	VL	v1, 0(R1)	use v21 to test decoder		
00007904	E721 0000 0006		00000000	6820+	LGF	R1, V2ADDR	load v2 source		
0000790A	E310 5014 0014		00000014	6821+	VL	v2, 0(R1)	use v22 to test decoder		
00007910	E731 0000 0006		00000000	6822+	LGF	R1, V3ADDR	load v3 source		
00007916	E310 5018 0014		00000018	6823+	VL	v3, 0(R1)	use v23 to test decoder		
0000791C	E741 0000 0006		00000000	6824+	LGF	R1, V4ADDR	load v4 source		
				6825+	VL	v4, 0(R1)	use v24 to test decoder		
00007922				6828+	DS	0H	E788 VEVAL		
00007922	E7			6829+	DC	X'E7'	- Vector Evaluate		
00007923	12			6830+	DC	X'12'	v1, v2		
00007924	30			6831+	DC	X'30'	v3, reserved		
00007925	F8			6832+	DC	HL1'248'	i5		
00007926	40			6833+	DC	x'40'	v4, RXB		
00007927	88			6834+	DC	X'88'			
00007928	E710 5030 000E		000078D8	6836+	VST	V1, V10134	save v1 output		
0000792E	07FB			6837+	BR	R11	return		
00007930				6838+RE134	DC	0F	xl16 expected result		
00007930				6839+	DROP	R5			
00007930	CCCCCCCC	AAAAAAA		6840	DC	XL16'	CCCCCCCC	AAAAAAA	99999999 66666666' result
00007938	99999999	66666666							
00007940	33333333	55555555		6841	DC	XL16'	33333333	55555555	66666666 99999999' v2

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00007948	66666666	99999999							
00007950	77777777	BBBBBBBB		6842	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00007958	DDDDDDDD	EEEEEEEE							
00007960	AAAAAAAA	CCCCCCCC		6843	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00007968	33333333	55555555							
				6844					
				6845	*	i5 = 249	NAND(A,XOR(B,C))		
				6846	VRI_K	VEVAL, 249			
00007970				6847+	DS	0FD			
00007970			00007970	6848+	USING	*,R5	base for test data and test routine		
00007970	000079B8			6849+T135	DC	A(X135)	address of test routine		
00007974	0087			6850+	DC	H'135'	test number		
00007976	00			6851+	DC	X'00'			
00007977	F9			6852+	DC	HL1'249'	i5		
00007978	E5C5E5C1	D3404040		6853+	DC	CL8'VEVAL'	instruction name		
00007980	00007A08			6854+	DC	A(RE135+16)	address of v2 source		
00007984	00007A18			6855+	DC	A(RE135+32)	address of v3 source		
00007988	00007A28			6856+	DC	A(RE135+48)	address of v4 source		
0000798C	00000010			6857+	DC	A(16)	result length		
00007990	000079F8			6858+REA135	DC	A(RE135)	result address		
00007998	00000000	00000000		6859+	DS	FD	gap		
000079A0	00000000	00000000		6860+V10135	DS	XL16	V1 output		
000079A8	00000000	00000000							
000079B0	00000000	00000000		6861+	DS	FD	gap		
				6862+*					
000079B8				6863+X135	DS	0F			
000079B8	B982	0011		6864+	XGR	R1,R1			
000079BC	4110	8E94	00001094	6865+	LA	R1,V1FUDGE	load v1 fudge		
000079C0	E711	0000	0006	6866+	VL	v1,0(R1)	use v21 to test decoder		
000079C6	E310	5010	0014	6867+	LGF	R1,V2ADDR	load v2 source		
000079CC	E721	0000	0006	6868+	VL	v2,0(R1)	use v22 to test decoder		
000079D2	E310	5014	0014	6869+	LGF	R1,V3ADDR	load v3 source		
000079D8	E731	0000	0006	6870+	VL	v3,0(R1)	use v23 to test decoder		
000079DE	E310	5018	0014	6871+	LGF	R1,V4ADDR	load v4 source		
000079E4	E741	0000	0006	6872+	VL	v4,0(R1)	use v24 to test decoder		
000079EA				6875+	DS	0H	E788 VEVAL		
000079EA	E7			6876+	DC	X'E7'	- Vector Evaluate		
000079EB	12			6877+	DC	X'12'	v1, v2		
000079EC	30			6878+	DC	X'30'	v3, reserved		
000079ED	F9			6879+	DC	HL1'249'	i5		
000079EE	40			6880+	DC	x'40'	v4, RXB		
000079EF	88			6881+	DC	X'88'			
000079F0	E710	5030	000E	000079A0	6883+	VST	V1,V10135	save v1 output	
000079F6	07FB				6884+	BR	R11	return	
000079F8					6885+RE135	DC	0F	xl16 expected result	
000079F8					6886+	DROP	R5		
000079F8	DDDDDDDD	BBBBBBBB		6887	DC	XL16'	DDDDDDDD BBBBBBBB 66666666 DDDDDDDD'	result	
00007A00	66666666	DDDDDDDD							
00007A08	33333333	55555555		6888	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00007A10	99999999	AAAAAAAA							
00007A18	11111111	22222222		6889	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00007A20	44444444	88888888							
00007A28	FFFFFFFF	EEEEEEEE		6890	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00007A30	DDDDDDDD	BBBBBBBB							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				6891					
				6892	VRI_K	VEVAL, 249			
00007A38				6893+	DS	0FD			
00007A38		00007A38		6894+	USING	*, R5		base for test data and test routine	
00007A38	00007A80			6895+T136	DC	A(X136)		address of test routine	
00007A3C	0088			6896+	DC	H'136'		test number	
00007A3E	00			6897+	DC	X'00'			
00007A3F	F9			6898+	DC	HL1'249'		i5	
00007A40	E5C5E5C1 D3404040			6899+	DC	CL8'VEVAL'		instruction name	
00007A48	00007AD0			6900+	DC	A(RE136+16)		address of v2 source	
00007A4C	00007AE0			6901+	DC	A(RE136+32)		address of v3 source	
00007A50	00007AF0			6902+	DC	A(RE136+48)		address of v4 source	
00007A54	00000010			6903+	DC	A(16)		result length	
00007A58	00007AC0			6904+REA136	DC	A(RE136)		result address	
00007A60	00000000 00000000			6905+	DS	FD		gap	
00007A68	00000000 00000000			6906+V10136	DS	XL16		V1 output	
00007A70	00000000 00000000								
00007A78	00000000 00000000			6907+	DS	FD		gap	
				6908+*					
00007A80				6909+X136	DS	0F			
00007A80	B982 0011			6910+	XGR	R1, R1			
00007A84	4110 8E94		00001094	6911+	LA	R1, V1FUDGE		load v1 fudge	
00007A88	E711 0000 0006		00000000	6912+	VL	v1, 0(R1)		use v21 to test decoder	
00007A8E	E310 5010 0014		00000010	6913+	LGF	R1, V2ADDR		load v2 source	
00007A94	E721 0000 0006		00000000	6914+	VL	v2, 0(R1)		use v22 to test decoder	
00007A9A	E310 5014 0014		00000014	6915+	LGF	R1, V3ADDR		load v3 source	
00007AA0	E731 0000 0006		00000000	6916+	VL	v3, 0(R1)		use v23 to test decoder	
00007AA6	E310 5018 0014		00000018	6917+	LGF	R1, V4ADDR		load v4 source	
00007AAC	E741 0000 0006		00000000	6918+	VL	v4, 0(R1)		use v24 to test decoder	
00007AB2				6921+	DS	0H	E788 VEVAL		
00007AB2	E7			6922+	DC	X'E7'	- Vector Evaluate		
00007AB3	12			6923+	DC	X'12'	v1, v2		
00007AB4	30			6924+	DC	X'30'	v3, reserved		
00007AB5	F9			6925+	DC	HL1'249'	i5		
00007AB6	40			6926+	DC	x'40'	v4, RXB		
00007AB7	88			6927+	DC	X'88'			
00007AB8	E710 5030 000E		00007A68	6929+	VST	V1, V10136	save v1 output		
00007ABE	07FB			6930+	BR	R11	return		
00007AC0				6931+RE136	DC	0F	xl16 expected result		
00007AC0				6932+	DROP	R5			
00007AC0	EEEEEEEE AAAAAAAA			6933	DC	XL16'EEEEEEEE AAAAAAAA 99999999 66666666'	result		
00007AC8	99999999 66666666								
00007AD0	33333333 55555555			6934	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00007AD8	66666666 99999999								
00007AE0	77777777 BBBB BBBB			6935	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00007AE8	DDDDDDDD EEEEEEEE								
00007AF0	AAAAAAAA CCCCCCCC			6936	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00007AF8	33333333 55555555								
				6937					
				6938 * i5 = 254		NAND(A, B, C)			
				6939	VRI_K	VEVAL, 254			
00007B00				6940+	DS	0FD			
00007B00		00007B00		6941+	USING	*, R5	base for test data and test routine		
00007B00	00007B48			6942+T137	DC	A(X137)	address of test routine		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00007B04	0089			6943+	DC	H'137'	test number
00007B06	00			6944+	DC	X'00'	
00007B07	FE			6945+	DC	HL1'254'	i5
00007B08	E5C5E5C1 D3404040			6946+	DC	CL8'VEVAL'	instruction name
00007B10	00007B98			6947+	DC	A(RE137+16)	address of v2 source
00007B14	00007BA8			6948+	DC	A(RE137+32)	address of v3 source
00007B18	00007BB8			6949+	DC	A(RE137+48)	address of v4 source
00007B1C	00000010			6950+	DC	A(16)	result length
00007B20	00007B88			6951+REA137	DC	A(RE137)	result address
00007B28	00000000 00000000			6952+	DS	FD	gap
00007B30	00000000 00000000			6953+V10137	DS	XL16	V1 output
00007B38	00000000 00000000						
00007B40	00000000 00000000			6954+	DS	FD	gap
				6955+*			
00007B48				6956+X137	DS	0F	
00007B48	B982 0011			6957+	XGR	R1,R1	
00007B4C	4110 8E94		00001094	6958+	LA	R1,V1FUDGE	load v1 fudge
00007B50	E711 0000 0006		00000000	6959+	VL	v1,0(R1)	use v21 to test decoder
00007B56	E310 5010 0014		00000010	6960+	LGF	R1,V2ADDR	load v2 source
00007B5C	E721 0000 0006		00000000	6961+	VL	v2,0(R1)	use v22 to test decoder
00007B62	E310 5014 0014		00000014	6962+	LGF	R1,V3ADDR	load v3 source
00007B68	E731 0000 0006		00000000	6963+	VL	v3,0(R1)	use v23 to test decoder
00007B6E	E310 5018 0014		00000018	6964+	LGF	R1,V4ADDR	load v4 source
00007B74	E741 0000 0006		00000000	6965+	VL	v4,0(R1)	use v24 to test decoder
00007B7A				6968+	DS	0H	E788 VEVAL
00007B7A	E7			6969+	DC	X'E7'	- Vector Evaluate
00007B7B	12			6970+	DC	X'12'	v1, v2
00007B7C	30			6971+	DC	X'30'	v3, reserved
00007B7D	FE			6972+	DC	HL1'254'	i5
00007B7E	40			6973+	DC	x'40'	v4, RXB
00007B7F	88			6974+	DC	X'88'	
00007B80	E710 5030 000E		00007B30	6976+	VST	V1,V10137	save v1 output
00007B86	07FB			6977+	BR	R11	return
00007B88				6978+RE137	DC	0F	xl16 expected result
00007B88				6979+	DROP	R5	
00007B88	EEEEEEEE FFFFFFFF			6980	DC	XL16'EEEEEEEE FFFFFFFF FFFFFFFF 77777777'	result
00007B90	FFFFFFF7 77777777						
00007B98	33333333 55555555			6981	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00007BA0	99999999 AAAAAAAA						
00007BA8	11111111 22222222			6982	DC	XL16'11111111 22222222 44444444 88888888'	v3
00007BB0	44444444 88888888						
00007BB8	FFFFFFF7 EEEEEEEE			6983	DC	XL16'FFFFFFF7 EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00007BC0	DDDDDDDD BBBB BBBB						
				6984			
				6985	VRI_K	VEVAL, 254	
00007BC8				6986+	DS	0FD	
00007BC8		00007BC8		6987+	USING	*,R5	base for test data and test routine
00007BC8	00007C10			6988+T138	DC	A(X138)	address of test routine
00007BCC	008A			6989+	DC	H'138'	test number
00007BCE	00			6990+	DC	X'00'	
00007BCF	FE			6991+	DC	HL1'254'	i5
00007BD0	E5C5E5C1 D3404040			6992+	DC	CL8'VEVAL'	instruction name
00007BD8	00007C60			6993+	DC	A(RE138+16)	address of v2 source
00007BDC	00007C70			6994+	DC	A(RE138+32)	address of v3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				7032 * -----
				7033 * -----
				7034 * Test boolean functions NOT defined in PoP SA22-7832-14,
				7035 * Figure 22-3. Boolean operations, paged 22-14.
				7036 * i.e.
				7037 * - The entry is a duplicate function of an existing vector
				7038 * instruction.
				7039 * - The entry is a duplicate of another entry in the table
				7040 * for a boolean operation with a different order of A, B, C.
				7041 * -----
				7042 * -----
				7043 * Row 0
				7044 * i5 = 0 /* 00000 000 +++ */
				7045 VRI_K VEVAL,0
00007C90				7046+ DS 0FD
00007C90		00007C90		7047+ USING *,R5 base for test data and test routine
00007C90	00007CD8			7048+T139 DC A(X139) address of test routine
00007C94	008B			7049+ DC H'139' test number
00007C96	00			7050+ DC X'00'
00007C97	00			7051+ DC HL1'0' i5
00007C98	E5C5E5C1 D3404040			7052+ DC CL8'VEVAL' instruction name
00007CA0	00007D28			7053+ DC A(RE139+16) address of v2 source
00007CA4	00007D38			7054+ DC A(RE139+32) address of v3 source
00007CA8	00007D48			7055+ DC A(RE139+48) address of v4 source
00007CAC	00000010			7056+ DC A(16) result length
00007CB0	00007D18			7057+REA139 DC A(RE139) result address
00007CB8	00000000 00000000			7058+ DS FD gap
00007CC0	00000000 00000000			7059+V10139 DS XL16 V1 output
00007CC8	00000000 00000000			
00007CD0	00000000 00000000			7060+ DS FD gap
				7061+*
00007CD8				7062+X139 DS 0F
00007CD8	B982 0011			7063+ XGR R1,R1
00007CDC	4110 8E94	00001094		7064+ LA R1,V1FUDGE load v1 fudge
00007CE0	E711 0000 0006	00000000		7065+ VL v1,0(R1) use v21 to test decoder
00007CE6	E310 5010 0014	00000010		7066+ LGF R1,V2ADDR load v2 source
00007CEC	E721 0000 0006	00000000		7067+ VL v2,0(R1) use v22 to test decoder
00007CF2	E310 5014 0014	00000014		7068+ LGF R1,V3ADDR load v3 source
00007CF8	E731 0000 0006	00000000		7069+ VL v3,0(R1) use v23 to test decoder
00007CFE	E310 5018 0014	00000018		7070+ LGF R1,V4ADDR load v4 source
00007D04	E741 0000 0006	00000000		7071+ VL v4,0(R1) use v24 to test decoder
00007D0A				7074+ DS 0H E788 VEVAL
00007D0A	E7			7075+ DC X'E7' - Vector Evaluate
00007D0B	12			7076+ DC X'12' v1, v2
00007D0C	30			7077+ DC X'30' v3, reserved
00007D0D	00			7078+ DC HL1'0' i5
00007D0E	40			7079+ DC x'40' v4, RXB
00007D0F	88			7080+ DC X'88'
00007D10	E710 5030 000E	00007CC0		7082+ VST V1,V10139 save v1 output
00007D16	07FB			7083+ BR R11 return
00007D18				7084+RE139 DC 0F xl16 expected result
00007D18				7085+ DROP R5
00007D18	00000000 00000000			7086 DC XL16'00000000 00000000 00000000 00000000' result
00007D20	00000000 00000000			

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT					
00007D28	33333333	55555555			7087	DC	XL16'	33333333 55555555 99999999	AAAAAAA'	v2
00007D30	99999999	AAAAAAA								
00007D38	11111111	22222222			7088	DC	XL16'	11111111 22222222 44444444	88888888'	v3
00007D40	44444444	88888888								
00007D48	FFFFFFFF	EEEEEEEE			7089	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD	BBBBBBBB'	v4
00007D50	DDDDDDDD	BBBBBBBB								
					7090					
					7091	VRI_K	VEVAL, 0			
00007D58					7092+	DS	0FD			
00007D58			00007D58		7093+	USING	*, R5			base for test data and test routine
00007D58	00007DA0				7094+T140	DC	A(X140)			address of test routine
00007D5C	008C				7095+	DC	H'140'			test number
00007D5E	00				7096+	DC	X'00'			
00007D5F	00				7097+	DC	HL1'0'			i5
00007D60	E5C5E5C1	D3404040			7098+	DC	CL8'VEVAL'			instruction name
00007D68	00007DF0				7099+	DC	A(RE140+16)			address of v2 source
00007D6C	00007E00				7100+	DC	A(RE140+32)			address of v3 source
00007D70	00007E10				7101+	DC	A(RE140+48)			address of v4 source
00007D74	00000010				7102+	DC	A(16)			result length
00007D78	00007DE0				7103+REA140	DC	A(RE140)			result address
00007D80	00000000	00000000			7104+	DS	FD			gap
00007D88	00000000	00000000			7105+V10140	DS	XL16			V1 output
00007D90	00000000	00000000								
00007D98	00000000	00000000			7106+	DS	FD			gap
					7107+*					
00007DA0					7108+X140	DS	0F			
00007DA0	B982	0011			7109+	XGR	R1, R1			
00007DA4	4110	8E94		00001094	7110+	LA	R1, V1FUDGE			load v1 fudge
00007DA8	E711	0000	0006	00000000	7111+	VL	v1, 0(R1)			use v21 to test decoder
00007DAE	E310	5010	0014	00000010	7112+	LGF	R1, V2ADDR			load v2 source
00007DB4	E721	0000	0006	00000000	7113+	VL	v2, 0(R1)			use v22 to test decoder
00007DBA	E310	5014	0014	00000014	7114+	LGF	R1, V3ADDR			load v3 source
00007DC0	E731	0000	0006	00000000	7115+	VL	v3, 0(R1)			use v23 to test decoder
00007DC6	E310	5018	0014	00000018	7116+	LGF	R1, V4ADDR			load v4 source
00007DCC	E741	0000	0006	00000000	7117+	VL	v4, 0(R1)			use v24 to test decoder
00007DD2					7120+	DS	0H		E788	VEVAL
00007DD2	E7				7121+	DC	X'E7'		-	Vector Evaluate
00007DD3	12				7122+	DC	X'12'		v1, v2	
00007DD4	30				7123+	DC	X'30'		v3, reserved	
00007DD5	00				7124+	DC	HL1'0'		i5	
00007DD6	40				7125+	DC	x'40'		v4, RXB	
00007DD7	88				7126+	DC	X'88'			
00007DD8	E710	5030	000E	00007D88	7128+	VST	V1, V10140			save v1 output
00007DDE	07FB				7129+	BR	R11			return
00007DE0					7130+RE140	DC	0F			xl16 expected result
00007DE0					7131+	DROP	R5			
00007DE0	00000000	00000000			7132	DC	XL16'	00000000 00000000 00000000	00000000'	result
00007DE8	00000000	00000000								
00007DF0	33333333	55555555			7133	DC	XL16'	33333333 55555555 66666666	99999999'	v2
00007DF8	66666666	99999999								
00007E00	77777777	BBBBBBBB			7134	DC	XL16'	77777777 BBBBBBBB DDDDDDDD	EEEEEEEE'	v3
00007E08	DDDDDDDD	EEEEEEEE								
00007E10	AAAAAAA	CCCCCCCC			7135	DC	XL16'	AAAAAAA CCCCCC 33333333	55555555'	v4
00007E18	33333333	55555555								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				7136	
				7137 * i5 = 2	/* 00000 010 +++ */
				7138	VRI_K VEVAL, 2
00007E20				7139+	DS 0FD
00007E20		00007E20		7140+	USING *, R5
00007E20	00007E68			7141+T141	DC A(X141)
00007E24	008D			7142+	DC H'141'
00007E26	00			7143+	DC X'00'
00007E27	02			7144+	DC HL1'2'
00007E28	E5C5E5C1 D3404040			7145+	DC CL8'VEVAL'
00007E30	00007EB8			7146+	DC A(RE141+16)
00007E34	00007EC8			7147+	DC A(RE141+32)
00007E38	00007ED8			7148+	DC A(RE141+48)
00007E3C	00000010			7149+	DC A(16)
00007E40	00007EA8			7150+REA141	DC A(RE141)
00007E48	00000000 00000000			7151+	DS FD
00007E50	00000000 00000000			7152+V10141	DS XL16
00007E58	00000000 00000000				
00007E60	00000000 00000000			7153+	DS FD
				7154+*	
00007E68				7155+X141	DS 0F
00007E68	B982 0011			7156+	XGR R1, R1
00007E6C	4110 8E94		00001094	7157+	LA R1, V1FUDGE
00007E70	E711 0000 0006		00000000	7158+	VL v1, 0(R1)
00007E76	E310 5010 0014		00000010	7159+	LGF R1, V2ADDR
00007E7C	E721 0000 0006		00000000	7160+	VL v2, 0(R1)
00007E82	E310 5014 0014		00000014	7161+	LGF R1, V3ADDR
00007E88	E731 0000 0006		00000000	7162+	VL v3, 0(R1)
00007E8E	E310 5018 0014		00000018	7163+	LGF R1, V4ADDR
00007E94	E741 0000 0006		00000000	7164+	VL v4, 0(R1)
00007E9A				7167+	DS 0H
00007E9A	E7			7168+	DC X'E7'
00007E9B	12			7169+	DC X'12'
00007E9C	30			7170+	DC X'30'
00007E9D	02			7171+	DC HL1'2'
00007E9E	40			7172+	DC x'40'
00007E9F	88			7173+	DC X'88'
00007EA0	E710 5030 000E		00007E50	7175+	VST V1, V10141
00007EA6	07FB			7176+	BR R11
00007EA8				7177+RE141	DC 0F
00007EA8				7178+	DROP R5
00007EA8	00000000 00000000			7179	DC XL16'00000000 00000000 00000000 00000000'
00007EB0	00000000 00000000				
00007EB8	33333333 55555555			7180	DC XL16'33333333 55555555 99999999 AAAAAAAA'
00007EC0	99999999 AAAAAAAA				
00007EC8	11111111 22222222			7181	DC XL16'11111111 22222222 44444444 88888888'
00007ED0	44444444 88888888				
00007ED8	FFFFFFFF EEEEEEEE			7182	DC XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'
00007EE0	DDDDDDDD BBBBBBBB				
				7183	
				7184	VRI_K VEVAL, 2
00007EE8				7185+	DS 0FD
00007EE8		00007EE8		7186+	USING *, R5
00007EE8	00007F30			7187+T142	DC A(X142)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00007EEC	008E			7188+	DC	H'142'		test number	
00007EEE	00			7189+	DC	X'00'			
00007EEF	02			7190+	DC	HL1'2'		i5	
00007EF0	E5C5E5C1 D3404040			7191+	DC	CL8'VEVAL'		instruction name	
00007EF8	00007F80			7192+	DC	A(RE142+16)		address of v2 source	
00007EFC	00007F90			7193+	DC	A(RE142+32)		address of v3 source	
00007F00	00007FA0			7194+	DC	A(RE142+48)		address of v4 source	
00007F04	00000010			7195+	DC	A(16)		result length	
00007F08	00007F70			7196+REA142	DC	A(RE142)		result address	
00007F10	00000000 00000000			7197+	DS	FD		gap	
00007F18	00000000 00000000			7198+V10142	DS	XL16		V1 output	
00007F20	00000000 00000000								
00007F28	00000000 00000000			7199+	DS	FD		gap	
				7200+*					
00007F30				7201+X142	DS	0F			
00007F30	B982 0011			7202+	XGR	R1,R1			
00007F34	4110 8E94		00001094	7203+	LA	R1,V1FUDGE		load v1 fudge	
00007F38	E711 0000 0006		00000000	7204+	VL	v1,0(R1)		use v21 to test decoder	
00007F3E	E310 5010 0014		00000010	7205+	LGF	R1,V2ADDR		load v2 source	
00007F44	E721 0000 0006		00000000	7206+	VL	v2,0(R1)		use v22 to test decoder	
00007F4A	E310 5014 0014		00000014	7207+	LGF	R1,V3ADDR		load v3 source	
00007F50	E731 0000 0006		00000000	7208+	VL	v3,0(R1)		use v23 to test decoder	
00007F56	E310 5018 0014		00000018	7209+	LGF	R1,V4ADDR		load v4 source	
00007F5C	E741 0000 0006		00000000	7210+	VL	v4,0(R1)		use v24 to test decoder	
00007F62				7213+	DS	0H		E788 VEVAL	
00007F62	E7			7214+	DC	X'E7'		- Vector Evaluate	
00007F63	12			7215+	DC	X'12'		v1, v2	
00007F64	30			7216+	DC	X'30'		v3, reserved	
00007F65	02			7217+	DC	HL1'2'		i5	
00007F66	40			7218+	DC	x'40'		v4, RXB	
00007F67	88			7219+	DC	X'88'			
00007F68	E710 5030 000E		00007F18	7221+	VST	V1,V10142		save v1 output	
00007F6E	07FB			7222+	BR	R11		return	
00007F70				7223+RE142	DC	0F		xl16 expected result	
00007F70				7224+	DROP	R5			
00007F70	11111111 11111111			7225	DC	XL16'11111111 11111111 44444444 88888888'		result	
00007F78	44444444 88888888								
00007F80	33333333 55555555			7226	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00007F88	66666666 99999999								
00007F90	77777777 BBBB BBBB			7227	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00007F98	DDDDDDDD EEEEEEEE								
00007FA0	AAAAAAAA CCCCCCCC			7228	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00007FA8	33333333 55555555								
				7229					
				7230 * i5 = 3		/* 00000 011 */			
				7231	VRI_K	VEVAL,3			
00007FB0				7232+	DS	0FD			
00007FB0		00007FB0		7233+	USING	*,R5		base for test data and test routine	
00007FB0	00007FF8			7234+T143	DC	A(X143)		address of test routine	
00007FB4	008F			7235+	DC	H'143'		test number	
00007FB6	00			7236+	DC	X'00'			
00007FB7	03			7237+	DC	HL1'3'		i5	
00007FB8	E5C5E5C1 D3404040			7238+	DC	CL8'VEVAL'		instruction name	
00007FC0	00008048			7239+	DC	A(RE143+16)		address of v2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00007FC4	00008058			7240+	DC	A(RE143+32)	address of v3 source		
00007FC8	00008068			7241+	DC	A(RE143+48)	address of v4 source		
00007FCC	00000010			7242+	DC	A(16)	result length		
00007FD0	00008038			7243+REA143	DC	A(RE143)	result address		
00007FD8	00000000 00000000			7244+	DS	FD	gap		
00007FE0	00000000 00000000			7245+V10143	DS	XL16	V1 output		
00007FE8	00000000 00000000								
00007FF0	00000000 00000000			7246+	DS	FD	gap		
				7247+*					
00007FF8				7248+X143	DS	0F			
00007FF8	B982 0011			7249+	XGR	R1, R1			
00007FFC	4110 8E94		00001094	7250+	LA	R1, V1FUDGE	load v1 fudge		
00008000	E711 0000 0006		00000000	7251+	VL	v1, 0(R1)	use v21 to test decoder		
00008006	E310 5010 0014		00000010	7252+	LGF	R1, V2ADDR	load v2 source		
0000800C	E721 0000 0006		00000000	7253+	VL	v2, 0(R1)	use v22 to test decoder		
00008012	E310 5014 0014		00000014	7254+	LGF	R1, V3ADDR	load v3 source		
00008018	E731 0000 0006		00000000	7255+	VL	v3, 0(R1)	use v23 to test decoder		
0000801E	E310 5018 0014		00000018	7256+	LGF	R1, V4ADDR	load v4 source		
00008024	E741 0000 0006		00000000	7257+	VL	v4, 0(R1)	use v24 to test decoder		
0000802A				7260+	DS	0H	E788 VEVAL		
0000802A	E7			7261+	DC	X'E7'	- Vector Evaluate		
0000802B	12			7262+	DC	X'12'	v1, v2		
0000802C	30			7263+	DC	X'30'	v3, reserved		
0000802D	03			7264+	DC	HL1'3'	i5		
0000802E	40			7265+	DC	x'40'	v4, RXB		
0000802F	88			7266+	DC	X'88'			
00008030	E710 5030 000E		00007FE0	7268+	VST	V1, V10143	save v1 output		
00008036	07FB			7269+	BR	R11	return		
00008038				7270+RE143	DC	0F	xl16 expected result		
00008038				7271+	DROP	R5			
00008038	11111111 00000000			7272	DC	XL16'11111111 00000000 00000000 88888888'	result		
00008040	00000000 88888888								
00008048	33333333 55555555			7273	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00008050	99999999 AAAAAAAA								
00008058	11111111 22222222			7274	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00008060	44444444 88888888								
00008068	FFFFFFFF EEEEEEEE			7275	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00008070	DDDDDDDD BBBB BBBB								
				7276					
00008078				7277	VRI_K	VEVAL, 3			
00008078		00008078		7278+	DS	0FD			
00008078	000080C0			7279+	USING	*, R5	base for test data and test routine		
00008078	0090			7280+T144	DC	A(X144)	address of test routine		
0000807C	00			7281+	DC	H'144'	test number		
0000807E	00			7282+	DC	X'00'			
0000807F	03			7283+	DC	HL1'3'	i5		
00008080	E5C5E5C1 D3404040			7284+	DC	CL8'VEVAL'	instruction name		
00008088	00008110			7285+	DC	A(RE144+16)	address of v2 source		
0000808C	00008120			7286+	DC	A(RE144+32)	address of v3 source		
00008090	00008130			7287+	DC	A(RE144+48)	address of v4 source		
00008094	00000010			7288+	DC	A(16)	result length		
00008098	00008100			7289+REA144	DC	A(RE144)	result address		
000080A0	00000000 00000000			7290+	DS	FD	gap		
000080A8	00000000 00000000			7291+V10144	DS	XL16	V1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000080B0	00000000 00000000								
000080B8	00000000 00000000			7292+	DS	FD	gap		
				7293+*					
000080C0				7294+X144	DS	0F			
000080C0	B982 0011			7295+	XGR	R1,R1			
000080C4	4110 8E94		00001094	7296+	LA	R1,V1FUDGE	load v1 fudge		
000080C8	E711 0000 0006		00000000	7297+	VL	v1,0(R1)	use v21 to test decoder		
000080CE	E310 5010 0014		00000010	7298+	LGF	R1,V2ADDR	load v2 source		
000080D4	E721 0000 0006		00000000	7299+	VL	v2,0(R1)	use v22 to test decoder		
000080DA	E310 5014 0014		00000014	7300+	LGF	R1,V3ADDR	load v3 source		
000080E0	E731 0000 0006		00000000	7301+	VL	v3,0(R1)	use v23 to test decoder		
000080E6	E310 5018 0014		00000018	7302+	LGF	R1,V4ADDR	load v4 source		
000080EC	E741 0000 0006		00000000	7303+	VL	v4,0(R1)	use v24 to test decoder		
000080F2				7306+	DS	0H	E788 VEVAL		
000080F2	E7			7307+	DC	X'E7'	- Vector Evaluate		
000080F3	12			7308+	DC	X'12'	v1, v2		
000080F4	30			7309+	DC	X'30'	v3, reserved		
000080F5	03			7310+	DC	HL1'3'	i5		
000080F6	40			7311+	DC	x'40'	v4, RXB		
000080F7	88			7312+	DC	X'88'			
000080F8	E710 5030 000E		000080A8	7314+	VST	V1,V10144	save v1 output		
000080FE	07FB			7315+	BR	R11	return		
00008100				7316+RE144	DC	0F	xl16 expected result		
00008100				7317+	DROP	R5			
00008100	33333333 11111111			7318	DC	XL16'33333333 11111111 44444444 88888888'	result		
00008108	44444444 88888888								
00008110	33333333 55555555			7319	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00008118	66666666 99999999								
00008120	77777777 BBBB BBBB			7320	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00008128	DDDD DDDD EEEEEEEE								
00008130	AAAA AAAA CCCCCCCC			7321	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
00008138	33333333 55555555								
				7322					
				7323 * i5 = 4		/* 00000 100 +++ */			
				7324	VRI_K	VEVAL,4			
00008140				7325+	DS	0FD			
00008140		00008140		7326+	USING	*,R5	base for test data and test routine		
00008140	00008188			7327+T145	DC	A(X145)	address of test routine		
00008144	0091			7328+	DC	H'145'	test number		
00008146	00			7329+	DC	X'00'			
00008147	04			7330+	DC	HL1'4'	i5		
00008148	E5C5E5C1 D3404040			7331+	DC	CL8'VEVAL'	instruction name		
00008150	000081D8			7332+	DC	A(RE145+16)	address of v2 source		
00008154	000081E8			7333+	DC	A(RE145+32)	address of v3 source		
00008158	000081F8			7334+	DC	A(RE145+48)	address of v4 source		
0000815C	00000010			7335+	DC	A(16)	result length		
00008160	000081C8			7336+REA145	DC	A(RE145)	result address		
00008168	00000000 00000000			7337+	DS	FD	gap		
00008170	00000000 00000000			7338+V10145	DS	XL16	V1 output		
00008178	00000000 00000000								
00008180	00000000 00000000			7339+	DS	FD	gap		
				7340+*					
00008188				7341+X145	DS	0F			
00008188	B982 0011			7342+	XGR	R1,R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000818C	4110 8E94		00001094	7343+	LA	R1,V1FUDGE	load v1 fudge
00008190	E711 0000 0006		00000000	7344+	VL	v1,0(R1)	use v21 to test decoder
00008196	E310 5010 0014		00000010	7345+	LGF	R1,V2ADDR	load v2 source
0000819C	E721 0000 0006		00000000	7346+	VL	v2,0(R1)	use v22 to test decoder
000081A2	E310 5014 0014		00000014	7347+	LGF	R1,V3ADDR	load v3 source
000081A8	E731 0000 0006		00000000	7348+	VL	v3,0(R1)	use v23 to test decoder
000081AE	E310 5018 0014		00000018	7349+	LGF	R1,V4ADDR	load v4 source
000081B4	E741 0000 0006		00000000	7350+	VL	v4,0(R1)	use v24 to test decoder
000081BA				7353+	DS	0H	E788 VEVAL
000081BA	E7			7354+	DC	X'E7'	- Vector Evaluate
000081BB	12			7355+	DC	X'12'	v1, v2
000081BC	30			7356+	DC	X'30'	v3, reserved
000081BD	04			7357+	DC	HL1'4'	i5
000081BE	40			7358+	DC	x'40'	v4, RXB
000081BF	88			7359+	DC	X'88'	
000081C0	E710 5030 000E		00008170	7361+	VST	V1,V10145	save v1 output
000081C6	07FB			7362+	BR	R11	return
000081C8				7363+RE145	DC	0F	xl16 expected result
000081C8				7364+	DROP	R5	
000081C8	22222222 44444444			7365	DC	XL16'22222222 44444444 99999999 22222222'	result
000081D0	99999999 22222222						
000081D8	33333333 55555555			7366	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
000081E0	99999999 AAAAAAAA						
000081E8	11111111 22222222			7367	DC	XL16'11111111 22222222 44444444 88888888'	v3
000081F0	44444444 88888888						
000081F8	FFFFFFFF EEEEEEEE			7368	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
00008200	DDDDDDDD BBBBBBBB						
00008208				7369			
00008208				7370	VRI_K	VEVAL,4	
00008208		00008208		7371+	DS	0FD	
00008208	00008250			7372+	USING	*,R5	base for test data and test routine
0000820C	0092			7373+T146	DC	A(X146)	address of test routine
0000820E	00			7374+	DC	H'146'	test number
0000820F	04			7375+	DC	X'00'	
00008210	E5C5E5C1 D3404040			7376+	DC	HL1'4'	i5
00008218	000082A0			7377+	DC	CL8'VEVAL'	instruction name
0000821C	000082B0			7378+	DC	A(RE146+16)	address of v2 source
00008220	000082C0			7379+	DC	A(RE146+32)	address of v3 source
00008224	00000010			7380+	DC	A(RE146+48)	address of v4 source
00008228	00008290			7381+	DC	A(16)	result length
00008230	00000000 00000000			7382+REA146	DC	A(RE146)	result address
00008238	00000000 00000000			7383+	DS	FD	gap
00008240	00000000 00000000			7384+V10146	DS	XL16	V1 output
00008248	00000000 00000000						
00008250				7385+	DS	FD	gap
00008250				7386+*			
00008250	B982 0011			7387+X146	DS	0F	
00008254	4110 8E94		00001094	7388+	XGR	R1,R1	
00008258	E711 0000 0006		00000000	7389+	LA	R1,V1FUDGE	load v1 fudge
0000825E	E310 5010 0014		00000010	7390+	VL	v1,0(R1)	use v21 to test decoder
00008264	E721 0000 0006		00000000	7391+	LGF	R1,V2ADDR	load v2 source
0000826A	E310 5014 0014		00000014	7392+	VL	v2,0(R1)	use v22 to test decoder
00008270	E731 0000 0006		00000000	7393+	LGF	R1,V3ADDR	load v3 source
				7394+	VL	v3,0(R1)	use v23 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00008276	E310 5018 0014		00000018	7395+	LGF	R1,V4ADDR	load v4 source		
0000827C	E741 0000 0006		00000000	7396+	VL	v4,0(R1)	use v24 to test decoder		
00008282				7399+	DS	0H	E788 VEVAL		
00008282	E7			7400+	DC	X'E7'	- Vector Evaluate		
00008283	12			7401+	DC	X'12'	v1, v2		
00008284	30			7402+	DC	X'30'	v3, reserved		
00008285	04			7403+	DC	HL1'4'	i5		
00008286	40			7404+	DC	x'40'	v4, RXB		
00008287	88			7405+	DC	X'88'			
00008288	E710 5030 000E		00008238	7407+	VST	V1,V10146	save v1 output		
0000828E	07FB			7408+	BR	R11	return		
00008290				7409+RE146	DC	0F	xl16 expected result		
00008290				7410+	DROP	R5			
00008290	00000000 44444444			7411	DC	XL16'00000000 44444444 22222222 11111111'	result		
00008298	22222222 11111111								
000082A0	33333333 55555555			7412	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000082A8	66666666 99999999								
000082B0	77777777 BBBB BBBB			7413	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
000082B8	DDDD DDDD EEEEEEEE								
000082C0	AAAA AAAA CCCCCCCC			7414	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
000082C8	33333333 55555555								
000082D0				7415					
000082D0				7416 * i5 = 5		/* 00000 101 */			
000082D0				7417	VRI_K	VEVAL,5			
000082D0	00008318	000082D0		7418+	DS	0FD			
000082D0	0093			7419+	USING	*,R5	base for test data and test routine		
000082D4	00			7420+T147	DC	A(X147)	address of test routine		
000082D6	05			7421+	DC	H'147'	test number		
000082D7				7422+	DC	X'00'			
000082D8	E5C5E5C1 D3404040			7423+	DC	HL1'5'	i5		
000082E0	00008368			7424+	DC	CL8'VEVAL'	instruction name		
000082E4	00008378			7425+	DC	A(RE147+16)	address of v2 source		
000082E8	00008388			7426+	DC	A(RE147+32)	address of v3 source		
000082EC	00000010			7427+	DC	A(RE147+48)	address of v4 source		
000082F0	00008358			7428+	DC	A(16)	result length		
000082F8	00000000 00000000			7429+REA147	DC	A(RE147)	result address		
00008300	00000000 00000000			7430+	DS	FD	gap		
00008308	00000000 00000000			7431+V10147	DS	XL16	V1 output		
00008310	00000000 00000000			7432+	DS	FD	gap		
00008318				7433+*					
00008318	B982 0011			7434+X147	DS	0F			
0000831C	4110 8E94		00001094	7435+	XGR	R1,R1			
00008320	E711 0000 0006		00000000	7436+	LA	R1,V1FUDGE	load v1 fudge		
00008326	E310 5010 0014		00000010	7437+	VL	v1,0(R1)	use v21 to test decoder		
0000832C	E721 0000 0006		00000000	7438+	LGF	R1,V2ADDR	load v2 source		
00008332	E310 5014 0014		00000014	7439+	VL	v2,0(R1)	use v22 to test decoder		
00008338	E731 0000 0006		00000000	7440+	LGF	R1,V3ADDR	load v3 source		
0000833E	E310 5018 0014		00000018	7441+	VL	v3,0(R1)	use v23 to test decoder		
00008344	E741 0000 0006		00000000	7442+	LGF	R1,V4ADDR	load v4 source		
				7443+	VL	v4,0(R1)	use v24 to test decoder		
0000834A				7446+	DS	0H	E788 VEVAL		
0000834A	E7			7447+	DC	X'E7'	- Vector Evaluate		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000834B	12			7448+	DC	X'12'	v1, v2		
0000834C	30			7449+	DC	X'30'	v3, reserved		
0000834D	05			7450+	DC	HL1'5'	i5		
0000834E	40			7451+	DC	x'40'	v4, RXB		
0000834F	88			7452+	DC	X'88'			
00008350	E710 5030 000E		00008300	7454+	VST	V1,V10147	save v1 output		
00008356	07FB			7455+	BR	R11	return		
00008358				7456+RE147	DC	0F	xl16 expected result		
00008358				7457+	DR0P	R5			
00008358	33333333 44444444			7458	DC	XL16'33333333 44444444 99999999 AAAAAAAA'	result		
00008360	99999999 AAAAAAAA								
00008368	33333333 55555555			7459	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00008370	99999999 AAAAAAAA								
00008378	11111111 22222222			7460	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00008380	44444444 88888888								
00008388	FFFFFFFF EEEEEEEE			7461	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00008390	DDDDDDDD BBBBBBBB								
				7462					
				7463	VRI_K	VEVAL, 5			
00008398				7464+	DS	0FD			
00008398		00008398		7465+	USING	*,R5	base for test data and test routine		
00008398	000083E0			7466+T148	DC	A(X148)	address of test routine		
0000839C	0094			7467+	DC	H'148'	test number		
0000839E	00			7468+	DC	X'00'			
0000839F	05			7469+	DC	HL1'5'	i5		
000083A0	E5C5E5C1 D3404040			7470+	DC	CL8'VEVAL'	instruction name		
000083A8	00008430			7471+	DC	A(RE148+16)	address of v2 source		
000083AC	00008440			7472+	DC	A(RE148+32)	address of v3 source		
000083B0	00008450			7473+	DC	A(RE148+48)	address of v4 source		
000083B4	00000010			7474+	DC	A(16)	result length		
000083B8	00008420			7475+REA148	DC	A(RE148)	result address		
000083C0	00000000 00000000			7476+	DS	FD	gap		
000083C8	00000000 00000000			7477+V10148	DS	XL16	V1 output		
000083D0	00000000 00000000								
000083D8	00000000 00000000			7478+	DS	FD	gap		
				7479+*					
000083E0				7480+X148	DS	0F			
000083E0	B982 0011			7481+	XGR	R1,R1			
000083E4	4110 8E94		00001094	7482+	LA	R1,V1FUDGE	load v1 fudge		
000083E8	E711 0000 0006		00000000	7483+	VL	v1,0(R1)	use v21 to test decoder		
000083EE	E310 5010 0014		00000010	7484+	LGF	R1,V2ADDR	load v2 source		
000083F4	E721 0000 0006		00000000	7485+	VL	v2,0(R1)	use v22 to test decoder		
000083FA	E310 5014 0014		00000014	7486+	LGF	R1,V3ADDR	load v3 source		
00008400	E731 0000 0006		00000000	7487+	VL	v3,0(R1)	use v23 to test decoder		
00008406	E310 5018 0014		00000018	7488+	LGF	R1,V4ADDR	load v4 source		
0000840C	E741 0000 0006		00000000	7489+	VL	v4,0(R1)	use v24 to test decoder		
00008412				7492+	DS	0H	E788 VEVAL		
00008412	E7			7493+	DC	X'E7'	- Vector Evaluate		
00008413	12			7494+	DC	X'12'	v1, v2		
00008414	30			7495+	DC	X'30'	v3, reserved		
00008415	05			7496+	DC	HL1'5'	i5		
00008416	40			7497+	DC	x'40'	v4, RXB		
00008417	88			7498+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00008418	E710 5030 000E		000083C8	7500+	VST	V1,V10148	save v1 output	
0000841E	07FB			7501+	BR	R11	return	
00008420				7502+RE148	DC	0F	xl16 expected result	
00008420				7503+	DROP	R5		
00008420	22222222 44444444			7504	DC	XL16'22222222 44444444 22222222 11111111'	result	
00008428	22222222 11111111							
00008430	33333333 55555555			7505	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00008438	66666666 99999999							
00008440	77777777 BBBB BBBB			7506	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00008448	DDDD DDDD EEEEEEEE							
00008450	AAAA AAAA CCCCCCCC			7507	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4	
00008458	33333333 55555555							
				7508				
				7509				
				7510 * Row 1				
				7511 * i5 = 10		/* 00001 010 */		
				7512	VRI_K	VEVAL,10		
00008460				7513+	DS	0FD		
00008460		00008460		7514+	USING	*,R5	base for test data and test routine	
00008460	000084A8			7515+T149	DC	A(X149)	address of test routine	
00008464	0095			7516+	DC	H'149'	test number	
00008466	00			7517+	DC	X'00'		
00008467	0A			7518+	DC	HL1'10'	i5	
00008468	E5C5E5C1 D3404040			7519+	DC	CL8'VEVAL'	instruction name	
00008470	000084F8			7520+	DC	A(RE149+16)	address of v2 source	
00008474	00008508			7521+	DC	A(RE149+32)	address of v3 source	
00008478	00008518			7522+	DC	A(RE149+48)	address of v4 source	
0000847C	00000010			7523+	DC	A(16)	result length	
00008480	000084E8			7524+REA149	DC	A(RE149)	result address	
00008488	00000000 00000000			7525+	DS	FD	gap	
00008490	00000000 00000000			7526+V10149	DS	XL16	V1 output	
00008498	00000000 00000000							
000084A0	00000000 00000000			7527+	DS	FD	gap	
				7528+*				
000084A8				7529+X149	DS	0F		
000084A8	B982 0011			7530+	XGR	R1,R1		
000084AC	4110 8E94		00001094	7531+	LA	R1,V1FUDGE	load v1 fudge	
000084B0	E711 0000 0006		00000000	7532+	VL	v1,0(R1)	use v21 to test decoder	
000084B6	E310 5010 0014		00000010	7533+	LGF	R1,V2ADDR	load v2 source	
000084BC	E721 0000 0006		00000000	7534+	VL	v2,0(R1)	use v22 to test decoder	
000084C2	E310 5014 0014		00000014	7535+	LGF	R1,V3ADDR	load v3 source	
000084C8	E731 0000 0006		00000000	7536+	VL	v3,0(R1)	use v23 to test decoder	
000084CE	E310 5018 0014		00000018	7537+	LGF	R1,V4ADDR	load v4 source	
000084D4	E741 0000 0006		00000000	7538+	VL	v4,0(R1)	use v24 to test decoder	
000084DA				7541+	DS	0H	E788 VEVAL	
000084DA	E7			7542+	DC	X'E7'	- Vector Evaluate	
000084DB	12			7543+	DC	X'12'	v1, v2	
000084DC	30			7544+	DC	X'30'	v3, reserved	
000084DD	0A			7545+	DC	HL1'10'	i5	
000084DE	40			7546+	DC	x'40'	v4, RXB	
000084DF	88			7547+	DC	X'88'		
000084E0	E710 5030 000E		00008490	7549+	VST	V1,V10149	save v1 output	
000084E6	07FB			7550+	BR	R11	return	
000084E8				7551+RE149	DC	0F	xl16 expected result	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000084E8				7552+	DROP	R5			
000084E8	00000000 11111111			7553	DC	XL16'	00000000 11111111 00000000 00000000'	result	
000084F0	00000000 00000000								
000084F8	33333333 55555555			7554	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00008500	99999999 AAAAAAAA								
00008508	11111111 22222222			7555	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00008510	44444444 88888888								
00008518	FFFFFFFF EEEEEEEE			7556	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00008520	DDDDDDDD BBBBBBBB								
				7557					
				7558	VRI_K	VEVAL, 10			
00008528				7559+	DS	0FD			
00008528		00008528		7560+	USING	*, R5		base for test data and test routine	
00008528	00008570			7561+T150	DC	A(X150)		address of test routine	
0000852C	0096			7562+	DC	H'150'		test number	
0000852E	00			7563+	DC	X'00'			
0000852F	0A			7564+	DC	HL1'10'		i5	
00008530	E5C5E5C1 D3404040			7565+	DC	CL8'VEVAL'		instruction name	
00008538	000085C0			7566+	DC	A(RE150+16)		address of v2 source	
0000853C	000085D0			7567+	DC	A(RE150+32)		address of v3 source	
00008540	000085E0			7568+	DC	A(RE150+48)		address of v4 source	
00008544	00000010			7569+	DC	A(16)		result length	
00008548	000085B0			7570+REA150	DC	A(RE150)		result address	
00008550	00000000 00000000			7571+	DS	FD		gap	
00008558	00000000 00000000			7572+V10150	DS	XL16		V1 output	
00008560	00000000 00000000								
00008568	00000000 00000000			7573+	DS	FD		gap	
				7574+*					
00008570				7575+X150	DS	0F			
00008570	B982 0011			7576+	XGR	R1, R1			
00008574	4110 8E94		00001094	7577+	LA	R1, V1FUDGE		load v1 fudge	
00008578	E711 0000 0006		00000000	7578+	VL	v1, 0(R1)		use v21 to test decoder	
0000857E	E310 5010 0014		00000010	7579+	LGF	R1, V2ADDR		load v2 source	
00008584	E721 0000 0006		00000000	7580+	VL	v2, 0(R1)		use v22 to test decoder	
0000858A	E310 5014 0014		00000014	7581+	LGF	R1, V3ADDR		load v3 source	
00008590	E731 0000 0006		00000000	7582+	VL	v3, 0(R1)		use v23 to test decoder	
00008596	E310 5018 0014		00000018	7583+	LGF	R1, V4ADDR		load v4 source	
0000859C	E741 0000 0006		00000000	7584+	VL	v4, 0(R1)		use v24 to test decoder	
000085A2				7587+	DS	0H		E788 VEVAL	
000085A2	E7			7588+	DC	X'E7'		- Vector Evaluate	
000085A3	12			7589+	DC	X'12'		v1, v2	
000085A4	30			7590+	DC	X'30'		v3, reserved	
000085A5	0A			7591+	DC	HL1'10'		i5	
000085A6	40			7592+	DC	x'40'		v4, RXB	
000085A7	88			7593+	DC	X'88'			
000085A8	E710 5030 000E		00008558	7595+	VST	V1, V10150		save v1 output	
000085AE	07FB			7596+	BR	R11		return	
000085B0				7597+RE150	DC	0F		xl16 expected result	
000085B0				7598+	DROP	R5			
000085B0	11111111 11111111			7599	DC	XL16'	11111111 11111111 44444444 88888888'	result	
000085B8	44444444 88888888								
000085C0	33333333 55555555			7600	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
000085C8	66666666 99999999								
000085D0	77777777 BBBBBBBB			7601	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000085D8	DDDDDDDD	EEEEEEEE							
000085E0	AAAAAAAA	CCCCCCCC		7602	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
000085E8	33333333	55555555							
				7603					
				7604	*	i5 = 11	/*	00001 011 +++	*/
				7605	VRI_K	VEVAL, 11			
000085F0				7606+	DS	0FD			
000085F0		000085F0		7607+	USING	*, R5			base for test data and test routine
000085F0	00008638			7608+T151	DC	A(X151)			address of test routine
000085F4	0097			7609+	DC	H'151'			test number
000085F6	00			7610+	DC	X'00'			
000085F7	0B			7611+	DC	HL1'11'			i5
000085F8	E5C5E5C1	D3404040		7612+	DC	CL8'VEVAL'			instruction name
00008600	00008688			7613+	DC	A(RE151+16)			address of v2 source
00008604	00008698			7614+	DC	A(RE151+32)			address of v3 source
00008608	000086A8			7615+	DC	A(RE151+48)			address of v4 source
0000860C	00000010			7616+	DC	A(16)			result length
00008610	00008678			7617+REA151	DC	A(RE151)			result address
00008618	00000000	00000000		7618+	DS	FD			gap
00008620	00000000	00000000		7619+V10151	DS	XL16			V1 output
00008628	00000000	00000000							
00008630	00000000	00000000		7620+	DS	FD			gap
				7621+*					
00008638				7622+X151	DS	0F			
00008638	B982	0011		7623+	XGR	R1, R1			
0000863C	4110	8E94	00001094	7624+	LA	R1, V1FUDGE			load v1 fudge
00008640	E711	0000	0006	7625+	VL	v1, 0(R1)			use v21 to test decoder
00008646	E310	5010	0014	7626+	LGF	R1, V2ADDR			load v2 source
0000864C	E721	0000	0006	7627+	VL	v2, 0(R1)			use v22 to test decoder
00008652	E310	5014	0014	7628+	LGF	R1, V3ADDR			load v3 source
00008658	E731	0000	0006	7629+	VL	v3, 0(R1)			use v23 to test decoder
0000865E	E310	5018	0014	7630+	LGF	R1, V4ADDR			load v4 source
00008664	E741	0000	0006	7631+	VL	v4, 0(R1)			use v24 to test decoder
0000866A				7634+	DS	0H			E788 VEVAL
0000866A	E7			7635+	DC	X'E7'			- Vector Evaluate
0000866B	12			7636+	DC	X'12'			v1, v2
0000866C	30			7637+	DC	X'30'			v3, reserved
0000866D	0B			7638+	DC	HL1'11'			i5
0000866E	40			7639+	DC	x'40'			v4, RXB
0000866F	88			7640+	DC	X'88'			
00008670	E710	5030	000E	7642+	VST	V1, V10151			save v1 output
00008676	07FB		00008620	7643+	BR	R11			return
00008678				7644+RE151	DC	0F			xl16 expected result
00008678				7645+	DROP	R5			
00008678	11111111	11111111		7646	DC	XL16'	11111111	11111111	00000000 88888888' result
00008680	00000000	88888888							
00008688	33333333	55555555		7647	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
00008690	99999999	AAAAAAA							
00008698	11111111	22222222		7648	DC	XL16'	11111111	22222222	44444444 88888888' v3
000086A0	44444444	88888888							
000086A8	FFFFFFFF	EEEEEEEE		7649	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBB BBBB' v4
000086B0	DDDDDDDD	BBBBBBBB							
				7650					
				7651	VRI_K	VEVAL, 11			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000086B8				7652+	DS	0FD			
000086B8		000086B8		7653+	USING	*,R5		base for test data and test routine	
000086B8	00008700			7654+T152	DC	A(X152)		address of test routine	
000086BC	0098			7655+	DC	H'152'		test number	
000086BE	00			7656+	DC	X'00'			
000086BF	0B			7657+	DC	HL1'11'		i5	
000086C0	E5C5E5C1 D3404040			7658+	DC	CL8'VEVAL'		instruction name	
000086C8	00008750			7659+	DC	A(RE152+16)		address of v2 source	
000086CC	00008760			7660+	DC	A(RE152+32)		address of v3 source	
000086D0	00008770			7661+	DC	A(RE152+48)		address of v4 source	
000086D4	00000010			7662+	DC	A(16)		result length	
000086D8	00008740			7663+REA152	DC	A(RE152)		result address	
000086E0	00000000 00000000			7664+	DS	FD		gap	
000086E8	00000000 00000000			7665+V10152	DS	XL16		V1 output	
000086F0	00000000 00000000								
000086F8	00000000 00000000			7666+	DS	FD		gap	
				7667+*					
00008700				7668+X152	DS	0F			
00008700	B982 0011			7669+	XGR	R1,R1			
00008704	4110 8E94		00001094	7670+	LA	R1,V1FUDGE		load v1 fudge	
00008708	E711 0000 0006		00000000	7671+	VL	v1,0(R1)		use v21 to test decoder	
0000870E	E310 5010 0014		00000010	7672+	LGF	R1,V2ADDR		load v2 source	
00008714	E721 0000 0006		00000000	7673+	VL	v2,0(R1)		use v22 to test decoder	
0000871A	E310 5014 0014		00000014	7674+	LGF	R1,V3ADDR		load v3 source	
00008720	E731 0000 0006		00000000	7675+	VL	v3,0(R1)		use v23 to test decoder	
00008726	E310 5018 0014		00000018	7676+	LGF	R1,V4ADDR		load v4 source	
0000872C	E741 0000 0006		00000000	7677+	VL	v4,0(R1)		use v24 to test decoder	
00008732				7680+	DS	0H		E788 VEVAL	
00008732	E7			7681+	DC	X'E7'		- Vector Evaluate	
00008733	12			7682+	DC	X'12'		v1, v2	
00008734	30			7683+	DC	X'30'		v3, reserved	
00008735	0B			7684+	DC	HL1'11'		i5	
00008736	40			7685+	DC	x'40'		v4, RXB	
00008737	88			7686+	DC	X'88'			
00008738	E710 5030 000E		000086E8	7688+	VST	V1,V10152		save v1 output	
0000873E	07FB			7689+	BR	R11		return	
00008740				7690+RE152	DC	0F		xl16 expected result	
00008740				7691+	DROP	R5			
00008740	33333333 11111111			7692	DC	XL16'33333333 11111111 44444444 88888888'		result	
00008748	44444444 88888888								
00008750	33333333 55555555			7693	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00008758	66666666 99999999								
00008760	77777777 BBBB BBBB			7694	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00008768	DDDDDDDD EEEEEEEE								
00008770	AAAAAAAA CCCCCCCC			7695	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00008778	33333333 55555555								
				7696					
				7697 * i5 = 12		/* 00001 100 */			
				7698	VRI_K	VEVAL,12			
00008780				7699+	DS	0FD			
00008780		00008780		7700+	USING	*,R5		base for test data and test routine	
00008780	000087C8			7701+T153	DC	A(X153)		address of test routine	
00008784	0099			7702+	DC	H'153'		test number	
00008786	00			7703+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00008787	0C			7704+	DC	HL1'12'	i5		
00008788	E5C5E5C1 D3404040			7705+	DC	CL8'VEVAL'	instruction name		
00008790	00008818			7706+	DC	A(RE153+16)	address of v2 source		
00008794	00008828			7707+	DC	A(RE153+32)	address of v3 source		
00008798	00008838			7708+	DC	A(RE153+48)	address of v4 source		
0000879C	00000010			7709+	DC	A(16)	result length		
000087A0	00008808			7710+REA153	DC	A(RE153)	result address		
000087A8	00000000 00000000			7711+	DS	FD	gap		
000087B0	00000000 00000000			7712+V10153	DS	XL16	V1 output		
000087B8	00000000 00000000								
000087C0	00000000 00000000			7713+	DS	FD	gap		
				7714+*					
000087C8				7715+X153	DS	0F			
000087C8	B982 0011			7716+	XGR	R1, R1			
000087CC	4110 8E94		00001094	7717+	LA	R1, V1FUDGE	load v1 fudge		
000087D0	E711 0000 0006		00000000	7718+	VL	v1, 0(R1)	use v21 to test decoder		
000087D6	E310 5010 0014		00000010	7719+	LGF	R1, V2ADDR	load v2 source		
000087DC	E721 0000 0006		00000000	7720+	VL	v2, 0(R1)	use v22 to test decoder		
000087E2	E310 5014 0014		00000014	7721+	LGF	R1, V3ADDR	load v3 source		
000087E8	E731 0000 0006		00000000	7722+	VL	v3, 0(R1)	use v23 to test decoder		
000087EE	E310 5018 0014		00000018	7723+	LGF	R1, V4ADDR	load v4 source		
000087F4	E741 0000 0006		00000000	7724+	VL	v4, 0(R1)	use v24 to test decoder		
000087FA				7727+	DS	0H	E788 VEVAL		
000087FA	E7			7728+	DC	X'E7'	- Vector Evaluate		
000087FB	12			7729+	DC	X'12'	v1, v2		
000087FC	30			7730+	DC	X'30'	v3, reserved		
000087FD	0C			7731+	DC	HL1'12'	i5		
000087FE	40			7732+	DC	x'40'	v4, RXB		
000087FF	88			7733+	DC	X'88'			
00008800	E710 5030 000E		000087B0	7735+	VST	V1, V10153	save v1 output		
00008806	07FB			7736+	BR	R11	return		
00008808				7737+RE153	DC	0F	xl16 expected result		
00008808				7738+	DR0P	R5			
00008808	22222222 55555555			7739	DC	XL16'22222222 55555555 99999999 22222222'	result		
00008810	99999999 22222222								
00008818	33333333 55555555			7740	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00008820	99999999 AAAAAAAA								
00008828	11111111 22222222			7741	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00008830	44444444 88888888								
00008838	FFFFFFFF EEEEEEEE			7742	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00008840	DDDDDDDD BBBB BBBB								
				7743					
				7744	VRI_K	VEVAL, 12			
00008848				7745+	DS	0FD			
00008848		00008848		7746+	USING	*, R5	base for test data and test routine		
00008848	00008890			7747+T154	DC	A(X154)	address of test routine		
0000884C	009A			7748+	DC	H'154'	test number		
0000884E	00			7749+	DC	X'00'			
0000884F	0C			7750+	DC	HL1'12'	i5		
00008850	E5C5E5C1 D3404040			7751+	DC	CL8'VEVAL'	instruction name		
00008858	000088E0			7752+	DC	A(RE154+16)	address of v2 source		
0000885C	000088F0			7753+	DC	A(RE154+32)	address of v3 source		
00008860	00008900			7754+	DC	A(RE154+48)	address of v4 source		
00008864	00000010			7755+	DC	A(16)	result length		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00008868	000088D0			7756+REA154	DC	A(RE154)		result address	
00008870	00000000 00000000			7757+	DS	FD		gap	
00008878	00000000 00000000			7758+V10154	DS	XL16		V1 output	
00008880	00000000 00000000								
00008888	00000000 00000000			7759+	DS	FD		gap	
				7760+*					
00008890				7761+X154	DS	0F			
00008890	B982 0011			7762+	XGR	R1,R1			
00008894	4110 8E94		00001094	7763+	LA	R1,V1FUDGE		load v1 fudge	
00008898	E711 0000 0006		00000000	7764+	VL	v1,0(R1)		use v21 to test decoder	
0000889E	E310 5010 0014		00000010	7765+	LGF	R1,V2ADDR		load v2 source	
000088A4	E721 0000 0006		00000000	7766+	VL	v2,0(R1)		use v22 to test decoder	
000088AA	E310 5014 0014		00000014	7767+	LGF	R1,V3ADDR		load v3 source	
000088B0	E731 0000 0006		00000000	7768+	VL	v3,0(R1)		use v23 to test decoder	
000088B6	E310 5018 0014		00000018	7769+	LGF	R1,V4ADDR		load v4 source	
000088BC	E741 0000 0006		00000000	7770+	VL	v4,0(R1)		use v24 to test decoder	
000088C2				7773+	DS	0H		E788 VEVAL	
000088C2	E7			7774+	DC	X'E7'		- Vector Evaluate	
000088C3	12			7775+	DC	X'12'		v1, v2	
000088C4	30			7776+	DC	X'30'		v3, reserved	
000088C5	0C			7777+	DC	HL1'12'		i5	
000088C6	40			7778+	DC	x'40'		v4, RXB	
000088C7	88			7779+	DC	X'88'			
000088C8	E710 5030 000E		00008878	7781+	VST	V1,V10154		save v1 output	
000088CE	07FB			7782+	BR	R11		return	
000088D0				7783+RE154	DC	0F		xl16 expected result	
000088D0				7784+	DROP	R5			
000088D0	00000000 44444444			7785	DC	XL16'00000000 44444444 22222222 11111111'		result	
000088D8	22222222 11111111								
000088E0	33333333 55555555			7786	DC	XL16'33333333 55555555 66666666 99999999'		v2	
000088E8	66666666 99999999								
000088F0	77777777 BBBB BBBB			7787	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
000088F8	DDDDDDDD EEEEEEEE								
00008900	AAAAAAAA CCCCCCCC			7788	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00008908	33333333 55555555								
				7789					
				7790 * i5 = 13		/* 00001 101 +++ */			
				7791	VRI_K	VEVAL,13			
00008910				7792+	DS	0FD			
00008910		00008910		7793+	USING	*,R5		base for test data and test routine	
00008910	00008958			7794+T155	DC	A(X155)		address of test routine	
00008914	009B			7795+	DC	H'155'		test number	
00008916	00			7796+	DC	X'00'			
00008917	0D			7797+	DC	HL1'13'		i5	
00008918	E5C5E5C1 D3404040			7798+	DC	CL8'VEVAL'		instruction name	
00008920	000089A8			7799+	DC	A(RE155+16)		address of v2 source	
00008924	000089B8			7800+	DC	A(RE155+32)		address of v3 source	
00008928	000089C8			7801+	DC	A(RE155+48)		address of v4 source	
0000892C	00000010			7802+	DC	A(16)		result length	
00008930	00008998			7803+REA155	DC	A(RE155)		result address	
00008938	00000000 00000000			7804+	DS	FD		gap	
00008940	00000000 00000000			7805+V10155	DS	XL16		V1 output	
00008948	00000000 00000000								
00008950	00000000 00000000			7806+	DS	FD		gap	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				7807+*					
00008958				7808+X155	DS	0F			
00008958	B982 0011			7809+	XGR	R1,R1			
0000895C	4110 8E94		00001094	7810+	LA	R1,V1FUDGE	load v1 fudge		
00008960	E711 0000 0006		00000000	7811+	VL	v1,0(R1)	use v21 to test decoder		
00008966	E310 5010 0014		00000010	7812+	LGF	R1,V2ADDR	load v2 source		
0000896C	E721 0000 0006		00000000	7813+	VL	v2,0(R1)	use v22 to test decoder		
00008972	E310 5014 0014		00000014	7814+	LGF	R1,V3ADDR	load v3 source		
00008978	E731 0000 0006		00000000	7815+	VL	v3,0(R1)	use v23 to test decoder		
0000897E	E310 5018 0014		00000018	7816+	LGF	R1,V4ADDR	load v4 source		
00008984	E741 0000 0006		00000000	7817+	VL	v4,0(R1)	use v24 to test decoder		
0000898A				7820+	DS	0H	E788 VEVAL		
0000898A	E7			7821+	DC	X'E7'	- Vector Evaluate		
0000898B	12			7822+	DC	X'12'	v1, v2		
0000898C	30			7823+	DC	X'30'	v3, reserved		
0000898D	0D			7824+	DC	HL1'13'	i5		
0000898E	40			7825+	DC	x'40'	v4, RXB		
0000898F	88			7826+	DC	X'88'			
00008990	E710 5030 000E		00008940	7828+	VST	V1,V10155	save v1 output		
00008996	07FB			7829+	BR	R11	return		
00008998				7830+RE155	DC	0F	xl16 expected result		
00008998				7831+	DR0P	R5			
00008998	33333333 55555555			7832	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	result		
000089A0	99999999 AAAAAAAA								
000089A8	33333333 55555555			7833	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
000089B0	99999999 AAAAAAAA								
000089B8	11111111 22222222			7834	DC	XL16'11111111 22222222 44444444 88888888'	v3		
000089C0	44444444 88888888								
000089C8	FFFFFFFF EEEEEEEE			7835	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
000089D0	DDDDDDDD BBBBBBBB								
				7836					
000089D8				7837	VRI_K	VEVAL,13			
000089D8		000089D8		7838+	DS	0FD			
000089D8	00008A20			7839+	USING	*,R5	base for test data and test routine		
000089DC	009C			7840+T156	DC	A(X156)	address of test routine		
000089DE	00			7841+	DC	H'156'	test number		
000089DF	0D			7842+	DC	X'00'			
000089E0	E5C5E5C1 D3404040			7843+	DC	HL1'13'	i5		
000089E8	00008A70			7844+	DC	CL8'VEVAL'	instruction name		
000089EC	00008A80			7845+	DC	A(RE156+16)	address of v2 source		
000089F0	00008A90			7846+	DC	A(RE156+32)	address of v3 source		
000089F4	00000010			7847+	DC	A(RE156+48)	address of v4 source		
000089F8	00008A60			7848+	DC	A(16)	result length		
00008A00	00000000 00000000			7849+REA156	DC	A(RE156)	result address		
00008A08	00000000 00000000			7850+	DS	FD	gap		
00008A10	00000000 00000000			7851+V10156	DS	XL16	V1 output		
00008A18	00000000 00000000								
				7852+	DS	FD	gap		
				7853+*					
00008A20				7854+X156	DS	0F			
00008A20	B982 0011			7855+	XGR	R1,R1			
00008A24	4110 8E94		00001094	7856+	LA	R1,V1FUDGE	load v1 fudge		
00008A28	E711 0000 0006		00000000	7857+	VL	v1,0(R1)	use v21 to test decoder		
00008A2E	E310 5010 0014		00000010	7858+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00008A34	E721 0000 0006		00000000	7859+	VL	v2,0(R1)	use v22 to test decoder	
00008A3A	E310 5014 0014		00000014	7860+	LGF	R1,V3ADDR	load v3 source	
00008A40	E731 0000 0006		00000000	7861+	VL	v3,0(R1)	use v23 to test decoder	
00008A46	E310 5018 0014		00000018	7862+	LGF	R1,V4ADDR	load v4 source	
00008A4C	E741 0000 0006		00000000	7863+	VL	v4,0(R1)	use v24 to test decoder	
00008A52				7866+	DS	0H	E788 VEVAL	
00008A52	E7			7867+	DC	X'E7'	- Vector Evaluate	
00008A53	12			7868+	DC	X'12'	v1, v2	
00008A54	30			7869+	DC	X'30'	v3, reserved	
00008A55	0D			7870+	DC	HL1'13'	i5	
00008A56	40			7871+	DC	x'40'	v4, RXB	
00008A57	88			7872+	DC	X'88'		
00008A58	E710 5030 000E		00008A08	7874+	VST	V1,V10156	save v1 output	
00008A5E	07FB			7875+	BR	R11	return	
00008A60				7876+RE156	DC	0F	xl16 expected result	
00008A60				7877+	DROP	R5		
00008A60	22222222 44444444			7878	DC	XL16'22222222 44444444 22222222 11111111'	result	
00008A68	22222222 11111111							
00008A70	33333333 55555555			7879	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00008A78	66666666 99999999							
00008A80	77777777 BBBB BBBB			7880	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00008A88	DDDD DDDD EEEEEEEE							
00008A90	AAAA AAAA CCCCCCCC			7881	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4	
00008A98	33333333 55555555							
				7882				
				7883 * i5 = 15		/* 00001 111 */		
				7884	VRI_K	VEVAL,15		
00008AA0				7885+	DS	0FD		
00008AA0		00008AA0		7886+	USING	*,R5	base for test data and test routine	
00008AA0	00008AE8			7887+T157	DC	A(X157)	address of test routine	
00008AA4	009D			7888+	DC	H'157'	test number	
00008AA6	00			7889+	DC	X'00'		
00008AA7	0F			7890+	DC	HL1'15'	i5	
00008AA8	E5C5E5C1 D3404040			7891+	DC	CL8'VEVAL'	instruction name	
00008AB0	00008B38			7892+	DC	A(RE157+16)	address of v2 source	
00008AB4	00008B48			7893+	DC	A(RE157+32)	address of v3 source	
00008AB8	00008B58			7894+	DC	A(RE157+48)	address of v4 source	
00008ABC	00000010			7895+	DC	A(16)	result length	
00008AC0	00008B28			7896+REA157	DC	A(RE157)	result address	
00008AC8	00000000 00000000			7897+	DS	FD	gap	
00008AD0	00000000 00000000			7898+V10157	DS	XL16	V1 output	
00008AD8	00000000 00000000							
00008AE0	00000000 00000000			7899+	DS	FD	gap	
				7900+*				
00008AE8				7901+X157	DS	0F		
00008AE8	B982 0011			7902+	XGR	R1,R1		
00008AEC	4110 8E94		00001094	7903+	LA	R1,V1FUDGE	load v1 fudge	
00008AF0	E711 0000 0006		00000000	7904+	VL	v1,0(R1)	use v21 to test decoder	
00008AF6	E310 5010 0014		00000010	7905+	LGF	R1,V2ADDR	load v2 source	
00008AFC	E721 0000 0006		00000000	7906+	VL	v2,0(R1)	use v22 to test decoder	
00008B02	E310 5014 0014		00000014	7907+	LGF	R1,V3ADDR	load v3 source	
00008B08	E731 0000 0006		00000000	7908+	VL	v3,0(R1)	use v23 to test decoder	
00008B0E	E310 5018 0014		00000018	7909+	LGF	R1,V4ADDR	load v4 source	
00008B14	E741 0000 0006		00000000	7910+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
00008B1A					7913+	DS	0H	E788 VEVAL	
00008B1A	E7				7914+	DC	X'E7'	- Vector Evaluate	
00008B1B	12				7915+	DC	X'12'	v1, v2	
00008B1C	30				7916+	DC	X'30'	v3, reserved	
00008B1D	0F				7917+	DC	HL1'15'	i5	
00008B1E	40				7918+	DC	x'40'	v4, RXB	
00008B1F	88				7919+	DC	X'88'		
00008B20	E710 5030 000E			00008AD0	7921+	VST	V1,V10157	save v1 output	
00008B26	07FB				7922+	BR	R11	return	
00008B28					7923+RE157	DC	0F	xl16 expected result	
00008B28					7924+	DR0P	R5		
00008B28	33333333 55555555				7925	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	result	
00008B30	99999999 AAAAAAAA								
00008B38	33333333 55555555				7926	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00008B40	99999999 AAAAAAAA								
00008B48	11111111 22222222				7927	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00008B50	44444444 88888888								
00008B58	FFFFFFFF EEEEEEEE				7928	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00008B60	DDDDDDDD BBBBBBBB								
					7929				
					7930	VRI_K	VEVAL, 15		
00008B68					7931+	DS	0FD		
00008B68			00008B68		7932+	USING	*,R5	base for test data and test routine	
00008B68	00008BB0				7933+T158	DC	A(X158)	address of test routine	
00008B6C	009E				7934+	DC	H'158'	test number	
00008B6E	00				7935+	DC	X'00'		
00008B6F	0F				7936+	DC	HL1'15'	i5	
00008B70	E5C5E5C1 D3404040				7937+	DC	CL8'VEVAL'	instruction name	
00008B78	00008C00				7938+	DC	A(RE158+16)	address of v2 source	
00008B7C	00008C10				7939+	DC	A(RE158+32)	address of v3 source	
00008B80	00008C20				7940+	DC	A(RE158+48)	address of v4 source	
00008B84	00000010				7941+	DC	A(16)	result length	
00008B88	00008BF0				7942+REA158	DC	A(RE158)	result address	
00008B90	00000000 00000000				7943+	DS	FD	gap	
00008B98	00000000 00000000				7944+V10158	DS	XL16	V1 output	
00008BA0	00000000 00000000								
00008BA8	00000000 00000000				7945+	DS	FD	gap	
					7946+*				
00008BB0					7947+X158	DS	0F		
00008BB0	B982 0011				7948+	XGR	R1,R1		
00008BB4	4110 8E94			00001094	7949+	LA	R1,V1FUDGE	load v1 fudge	
00008BB8	E711 0000 0006			00000000	7950+	VL	v1,0(R1)	use v21 to test decoder	
00008BBE	E310 5010 0014			00000010	7951+	LGF	R1,V2ADDR	load v2 source	
00008BC4	E721 0000 0006			00000000	7952+	VL	v2,0(R1)	use v22 to test decoder	
00008BCA	E310 5014 0014			00000014	7953+	LGF	R1,V3ADDR	load v3 source	
00008BD0	E731 0000 0006			00000000	7954+	VL	v3,0(R1)	use v23 to test decoder	
00008BD6	E310 5018 0014			00000018	7955+	LGF	R1,V4ADDR	load v4 source	
00008BDC	E741 0000 0006			00000000	7956+	VL	v4,0(R1)	use v24 to test decoder	
00008BE2					7959+	DS	0H	E788 VEVAL	
00008BE2	E7				7960+	DC	X'E7'	- Vector Evaluate	
00008BE3	12				7961+	DC	X'12'	v1, v2	
00008BE4	30				7962+	DC	X'30'	v3, reserved	
00008BE5	0F				7963+	DC	HL1'15'	i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00008BE6	40			7964+	DC	x'40'	v4, RXB		
00008BE7	88			7965+	DC	X'88'			
00008BE8	E710 5030 000E		00008B98	7967+	VST	V1,V10158	save v1 output		
00008BEE	07FB			7968+	BR	R11	return		
00008BF0				7969+RE158	DC	0F	xl16 expected result		
00008BF0				7970+	DR0P	R5			
00008BF0	33333333 55555555			7971	DC	XL16'33333333 55555555 66666666 99999999'	result		
00008BF8	66666666 99999999								
00008C00	33333333 55555555			7972	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00008C08	66666666 99999999								
00008C10	77777777 BBBB BBBB			7973	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00008C18	DDDDDDDD EEEEEEEE								
00008C20	AAAAAAAA CCCCCCCC			7974	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00008C28	33333333 55555555								
				7975					
				7976					
				7977 * Row 2					
				7978 * i5 = 17		/* 00010 001 */			
				7979	VRI_K	VEVAL,17			
00008C30				7980+	DS	0FD			
00008C30		00008C30		7981+	USING	*,R5	base for test data and test routine		
00008C30	00008C78			7982+T159	DC	A(X159)	address of test routine		
00008C34	009F			7983+	DC	H'159'	test number		
00008C36	00			7984+	DC	X'00'			
00008C37	11			7985+	DC	HL1'17'	i5		
00008C38	E5C5E5C1 D3404040			7986+	DC	CL8'VEVAL'	instruction name		
00008C40	00008CC8			7987+	DC	A(RE159+16)	address of v2 source		
00008C44	00008CD8			7988+	DC	A(RE159+32)	address of v3 source		
00008C48	00008CE8			7989+	DC	A(RE159+48)	address of v4 source		
00008C4C	00000010			7990+	DC	A(16)	result length		
00008C50	00008CB8			7991+REA159	DC	A(RE159)	result address		
00008C58	00000000 00000000			7992+	DS	FD	gap		
00008C60	00000000 00000000			7993+V10159	DS	XL16	V1 output		
00008C68	00000000 00000000								
00008C70	00000000 00000000			7994+	DS	FD	gap		
				7995+*					
00008C78				7996+X159	DS	0F			
00008C78	B982 0011			7997+	XGR	R1,R1			
00008C7C	4110 8E94		00001094	7998+	LA	R1,V1FUDGE	load v1 fudge		
00008C80	E711 0000 0006		00000000	7999+	VL	v1,0(R1)	use v21 to test decoder		
00008C86	E310 5010 0014		00000010	8000+	LGF	R1,V2ADDR	load v2 source		
00008C8C	E721 0000 0006		00000000	8001+	VL	v2,0(R1)	use v22 to test decoder		
00008C92	E310 5014 0014		00000014	8002+	LGF	R1,V3ADDR	load v3 source		
00008C98	E731 0000 0006		00000000	8003+	VL	v3,0(R1)	use v23 to test decoder		
00008C9E	E310 5018 0014		00000018	8004+	LGF	R1,V4ADDR	load v4 source		
00008CA4	E741 0000 0006		00000000	8005+	VL	v4,0(R1)	use v24 to test decoder		
00008CAA				8008+	DS	0H	E788 VEVAL		
00008CAA	E7			8009+	DC	X'E7'	- Vector Evaluate		
00008CAB	12			8010+	DC	X'12'	v1, v2		
00008CAC	30			8011+	DC	X'30'	v3, reserved		
00008CAD	11			8012+	DC	HL1'17'	i5		
00008CAE	40			8013+	DC	x'40'	v4, RXB		
00008CAF	88			8014+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00008CB0	E710 5030 000E		00008C60	8016+	VST	V1,V10159	save v1 output		
00008CB6	07FB			8017+	BR	R11	return		
00008CB8				8018+RE159	DC	0F	xl16 expected result		
00008CB8				8019+	DROP	R5			
00008CB8	11111111 22222222			8020	DC	XL16'11111111 22222222 44444444 88888888'	result		
00008CC0	44444444 88888888								
00008CC8	33333333 55555555			8021	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00008CD0	99999999 AAAAAAAA								
00008CD8	11111111 22222222			8022	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00008CE0	44444444 88888888								
00008CE8	FFFFFFFF EEEEEEEE			8023	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00008CF0	DDDDDDDD BBBBBBBB								
				8024					
				8025	VRI_K	VEVAL, 17			
00008CF8				8026+	DS	0FD			
00008CF8		00008CF8		8027+	USING	*,R5	base for test data and test routine		
00008CF8	00008D40			8028+T160	DC	A(X160)	address of test routine		
00008CFC	00A0			8029+	DC	H'160'	test number		
00008CFE	00			8030+	DC	X'00'			
00008CFF	11			8031+	DC	HL1'17'	i5		
00008D00	E5C5E5C1 D3404040			8032+	DC	CL8'VEVAL'	instruction name		
00008D08	00008D90			8033+	DC	A(RE160+16)	address of v2 source		
00008D0C	00008DA0			8034+	DC	A(RE160+32)	address of v3 source		
00008D10	00008DB0			8035+	DC	A(RE160+48)	address of v4 source		
00008D14	00000010			8036+	DC	A(16)	result length		
00008D18	00008D80			8037+REA160	DC	A(RE160)	result address		
00008D20	00000000 00000000			8038+	DS	FD	gap		
00008D28	00000000 00000000			8039+V10160	DS	XL16	V1 output		
00008D30	00000000 00000000								
00008D38	00000000 00000000			8040+	DS	FD	gap		
				8041+*					
00008D40				8042+X160	DS	0F			
00008D40	B982 0011			8043+	XGR	R1,R1			
00008D44	4110 8E94		00001094	8044+	LA	R1,V1FUDGE	load v1 fudge		
00008D48	E711 0000 0006		00000000	8045+	VL	v1,0(R1)	use v21 to test decoder		
00008D4E	E310 5010 0014		00000010	8046+	LGF	R1,V2ADDR	load v2 source		
00008D54	E721 0000 0006		00000000	8047+	VL	v2,0(R1)	use v22 to test decoder		
00008D5A	E310 5014 0014		00000014	8048+	LGF	R1,V3ADDR	load v3 source		
00008D60	E731 0000 0006		00000000	8049+	VL	v3,0(R1)	use v23 to test decoder		
00008D66	E310 5018 0014		00000018	8050+	LGF	R1,V4ADDR	load v4 source		
00008D6C	E741 0000 0006		00000000	8051+	VL	v4,0(R1)	use v24 to test decoder		
00008D72				8054+	DS	0H	E788 VEVAL		
00008D72	E7			8055+	DC	X'E7'	- Vector Evaluate		
00008D73	12			8056+	DC	X'12'	v1, v2		
00008D74	30			8057+	DC	X'30'	v3, reserved		
00008D75	11			8058+	DC	HL1'17'	i5		
00008D76	40			8059+	DC	x'40'	v4, RXB		
00008D77	88			8060+	DC	X'88'			
00008D78	E710 5030 000E		00008D28	8062+	VST	V1,V10160	save v1 output		
00008D7E	07FB			8063+	BR	R11	return		
00008D80				8064+RE160	DC	0F	xl16 expected result		
00008D80				8065+	DROP	R5			
00008D80	22222222 88888888			8066	DC	XL16'22222222 88888888 11111111 44444444'	result		
00008D88	11111111 44444444								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00008D90	33333333	55555555		8067	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00008D98	66666666	99999999							
00008DA0	77777777	BBBBBBBB		8068	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00008DA8	DDDDDDDD	EEEEEEEE							
00008DB0	AAAAAAAA	CCCCCCCC		8069	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00008DB8	33333333	55555555							
				8070					
				8071	*	i5 = 18	/* 00010 010 +++ */		
00008DC0				8072	VRI_K	VEVAL, 17			
00008DC0			00008DC0	8073+	DS	0FD			
00008DC0	00008E08			8074+	USING	*, R5	base for test data and test routine		
00008DC4	00A1			8075+T161	DC	A(X161)	address of test routine		
00008DC6	00			8076+	DC	H'161'	test number		
00008DC7	11			8077+	DC	X'00'			
00008DC8	E5C5E5C1	D3404040		8078+	DC	HL1'17'	i5		
00008DD0	00008E58			8079+	DC	CL8'VEVAL'	instruction name		
00008DD4	00008E68			8080+	DC	A(RE161+16)	address of v2 source		
00008DD8	00008E78			8081+	DC	A(RE161+32)	address of v3 source		
00008DDC	00000010			8082+	DC	A(RE161+48)	address of v4 source		
00008DE0	00008E48			8083+	DC	A(16)	result length		
00008DE8	00000000	00000000		8084+REA161	DC	A(RE161)	result address		
00008DF0	00000000	00000000		8085+	DS	FD	gap		
00008DF8	00000000	00000000		8086+V10161	DS	XL16	V1 output		
00008E00	00000000	00000000							
				8087+	DS	FD	gap		
				8088+*					
00008E08				8089+X161	DS	0F			
00008E08	B982 0011			8090+	XGR	R1, R1			
00008E0C	4110 8E94		00001094	8091+	LA	R1, V1FUDGE	load v1 fudge		
00008E10	E711 0000 0006		00000000	8092+	VL	v1, 0(R1)	use v21 to test decoder		
00008E16	E310 5010 0014		00000010	8093+	LGF	R1, V2ADDR	load v2 source		
00008E1C	E721 0000 0006		00000000	8094+	VL	v2, 0(R1)	use v22 to test decoder		
00008E22	E310 5014 0014		00000014	8095+	LGF	R1, V3ADDR	load v3 source		
00008E28	E731 0000 0006		00000000	8096+	VL	v3, 0(R1)	use v23 to test decoder		
00008E2E	E310 5018 0014		00000018	8097+	LGF	R1, V4ADDR	load v4 source		
00008E34	E741 0000 0006		00000000	8098+	VL	v4, 0(R1)	use v24 to test decoder		
00008E3A				8101+	DS	0H	E788 VEVAL		
00008E3A	E7			8102+	DC	X'E7'	- Vector Evaluate		
00008E3B	12			8103+	DC	X'12'	v1, v2		
00008E3C	30			8104+	DC	X'30'	v3, reserved		
00008E3D	11			8105+	DC	HL1'17'	i5		
00008E3E	40			8106+	DC	x'40'	v4, RXB		
00008E3F	88			8107+	DC	X'88'			
00008E40	E710 5030 000E		00008DF0	8109+	VST	V1, V10161	save v1 output		
00008E46	07FB			8110+	BR	R11	return		
00008E48				8111+RE161	DC	0F	xl16 expected result		
00008E48				8112+	DROP	R5			
00008E48	11111111	22222222		8113	DC	XL16'	11111111 22222222 44444444 88888888'	result	
00008E50	44444444	88888888							
00008E58	33333333	55555555		8114	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00008E60	99999999	AAAAAAAA							
00008E68	11111111	22222222		8115	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00008E70	44444444	88888888							
00008E78	FFFFFFFF	EEEEEEEE		8116	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00008E80	DDDDDDDD BBBB BBBB			8117					
				8118	VRI_K	VEVAL, 17			
00008E88				8119+	DS	0FD			
00008E88		00008E88		8120+	USING	*, R5		base for test data and test routine	
00008E88	00008ED0			8121+T162	DC	A(X162)		address of test routine	
00008E8C	00A2			8122+	DC	H'162'		test number	
00008E8E	00			8123+	DC	X'00'			
00008E8F	11			8124+	DC	HL1'17'		i5	
00008E90	E5C5E5C1 D3404040			8125+	DC	CL8'VEVAL'		instruction name	
00008E98	00008F20			8126+	DC	A(RE162+16)		address of v2 source	
00008E9C	00008F30			8127+	DC	A(RE162+32)		address of v3 source	
00008EA0	00008F40			8128+	DC	A(RE162+48)		address of v4 source	
00008EA4	00000010			8129+	DC	A(16)		result length	
00008EA8	00008F10			8130+REA162	DC	A(RE162)		result address	
00008EB0	00000000 00000000			8131+	DS	FD		gap	
00008EB8	00000000 00000000			8132+V10162	DS	XL16		V1 output	
00008EC0	00000000 00000000								
00008EC8	00000000 00000000			8133+	DS	FD		gap	
				8134+*					
00008ED0				8135+X162	DS	0F			
00008ED0	B982 0011			8136+	XGR	R1, R1			
00008ED4	4110 8E94		00001094	8137+	LA	R1, V1FUDGE		load v1 fudge	
00008ED8	E711 0000 0006		00000000	8138+	VL	v1, 0(R1)		use v21 to test decoder	
00008EDE	E310 5010 0014		00000010	8139+	LGF	R1, V2ADDR		load v2 source	
00008EE4	E721 0000 0006		00000000	8140+	VL	v2, 0(R1)		use v22 to test decoder	
00008EEA	E310 5014 0014		00000014	8141+	LGF	R1, V3ADDR		load v3 source	
00008EF0	E731 0000 0006		00000000	8142+	VL	v3, 0(R1)		use v23 to test decoder	
00008EF6	E310 5018 0014		00000018	8143+	LGF	R1, V4ADDR		load v4 source	
00008EFC	E741 0000 0006		00000000	8144+	VL	v4, 0(R1)		use v24 to test decoder	
00008F02				8147+	DS	0H		E788 VEVAL	
00008F02	E7			8148+	DC	X'E7'		- Vector Evaluate	
00008F03	12			8149+	DC	X'12'		v1, v2	
00008F04	30			8150+	DC	X'30'		v3, reserved	
00008F05	11			8151+	DC	HL1'17'		i5	
00008F06	40			8152+	DC	x'40'		v4, RXB	
00008F07	88			8153+	DC	X'88'			
00008F08	E710 5030 000E		00008EB8	8155+	VST	V1, V10162		save v1 output	
00008F0E	07FB			8156+	BR	R11		return	
00008F10				8157+RE162	DC	0F		xl16 expected result	
00008F10				8158+	DROP	R5			
00008F10	22222222 88888888			8159	DC	XL16'22222222 88888888 11111111 44444444'		result	
00008F18	11111111 44444444								
00008F20	33333333 55555555			8160	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00008F28	66666666 99999999								
00008F30	77777777 BBBB BBBB			8161	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00008F38	DDDDDDDD EEEEEEEE								
00008F40	AAAAAAAA CCCCCCCC			8162	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00008F48	33333333 55555555								
				8163					
				8164 * i5 = 19	/*	00010 011 +++ */			
				8165	VRI_K	VEVAL, 17			
00008F50				8166+	DS	0FD			
00008F50		00008F50		8167+	USING	*, R5		base for test data and test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00008F50	00008F98			8168+T163	DC	A(X163)	address of test routine		
00008F54	00A3			8169+	DC	H'163'	test number		
00008F56	00			8170+	DC	X'00'			
00008F57	11			8171+	DC	HL1'17'	i5		
00008F58	E5C5E5C1 D3404040			8172+	DC	CL8'VEVAL'	instruction name		
00008F60	00008FE8			8173+	DC	A(RE163+16)	address of v2 source		
00008F64	00008FF8			8174+	DC	A(RE163+32)	address of v3 source		
00008F68	00009008			8175+	DC	A(RE163+48)	address of v4 source		
00008F6C	00000010			8176+	DC	A(16)	result length		
00008F70	00008FD8			8177+REA163	DC	A(RE163)	result address		
00008F78	00000000 00000000			8178+	DS	FD	gap		
00008F80	00000000 00000000			8179+V10163	DS	XL16	V1 output		
00008F88	00000000 00000000								
00008F90	00000000 00000000			8180+	DS	FD	gap		
				8181+*					
00008F98				8182+X163	DS	0F			
00008F98	B982 0011			8183+	XGR	R1, R1			
00008F9C	4110 8E94		00001094	8184+	LA	R1, V1FUDGE	load v1 fudge		
00008FA0	E711 0000 0006		00000000	8185+	VL	v1, 0(R1)	use v21 to test decoder		
00008FA6	E310 5010 0014		00000010	8186+	LGF	R1, V2ADDR	load v2 source		
00008FAC	E721 0000 0006		00000000	8187+	VL	v2, 0(R1)	use v22 to test decoder		
00008FB2	E310 5014 0014		00000014	8188+	LGF	R1, V3ADDR	load v3 source		
00008FB8	E731 0000 0006		00000000	8189+	VL	v3, 0(R1)	use v23 to test decoder		
00008FBE	E310 5018 0014		00000018	8190+	LGF	R1, V4ADDR	load v4 source		
00008FC4	E741 0000 0006		00000000	8191+	VL	v4, 0(R1)	use v24 to test decoder		
00008FCA				8194+	DS	0H	E788 VEVAL		
00008FCA	E7			8195+	DC	X'E7'	- Vector Evaluate		
00008FCB	12			8196+	DC	X'12'	v1, v2		
00008FCC	30			8197+	DC	X'30'	v3, reserved		
00008FCD	11			8198+	DC	HL1'17'	i5		
00008FCE	40			8199+	DC	x'40'	v4, RXB		
00008FCF	88			8200+	DC	X'88'			
00008FD0	E710 5030 000E		00008F80	8202+	VST	V1, V10163	save v1 output		
00008FD6	07FB			8203+	BR	R11	return		
00008FD8				8204+RE163	DC	0F	xl16 expected result		
00008FD8				8205+	DR0P	R5			
00008FD8	11111111 22222222			8206	DC	XL16'11111111 22222222 44444444 88888888'	result		
00008FE0	44444444 88888888								
00008FE8	33333333 55555555			8207	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00008FF0	99999999 AAAAAAAA								
00008FF8	11111111 22222222			8208	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00009000	44444444 88888888								
00009008	FFFFFFFF EEEEEEEE			8209	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00009010	DDDDDDDD BBBB BBBB								
				8210					
00009018				8211	VRI_K	VEVAL, 17			
00009018		00009018		8212+	DS	0FD			
00009018	00009060			8213+	USING	*, R5	base for test data and test routine		
0000901C	00A4			8214+T164	DC	A(X164)	address of test routine		
0000901E	00			8215+	DC	H'164'	test number		
0000901F	11			8216+	DC	X'00'			
00009020	E5C5E5C1 D3404040			8217+	DC	HL1'17'	i5		
00009028	000090B0			8218+	DC	CL8'VEVAL'	instruction name		
				8219+	DC	A(RE164+16)	address of v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000902C	000090C0			8220+	DC	A(RE164+32)	address of v3 source		
00009030	000090D0			8221+	DC	A(RE164+48)	address of v4 source		
00009034	00000010			8222+	DC	A(16)	result length		
00009038	000090A0			8223+REA164	DC	A(RE164)	result address		
00009040	00000000 00000000			8224+	DS	FD	gap		
00009048	00000000 00000000			8225+V10164	DS	XL16	V1 output		
00009050	00000000 00000000								
00009058	00000000 00000000			8226+	DS	FD	gap		
				8227+*					
00009060				8228+X164	DS	0F			
00009060	B982 0011			8229+	XGR	R1,R1			
00009064	4110 8E94		00001094	8230+	LA	R1,V1FUDGE	load v1 fudge		
00009068	E711 0000 0006		00000000	8231+	VL	v1,0(R1)	use v21 to test decoder		
0000906E	E310 5010 0014		00000010	8232+	LGF	R1,V2ADDR	load v2 source		
00009074	E721 0000 0006		00000000	8233+	VL	v2,0(R1)	use v22 to test decoder		
0000907A	E310 5014 0014		00000014	8234+	LGF	R1,V3ADDR	load v3 source		
00009080	E731 0000 0006		00000000	8235+	VL	v3,0(R1)	use v23 to test decoder		
00009086	E310 5018 0014		00000018	8236+	LGF	R1,V4ADDR	load v4 source		
0000908C	E741 0000 0006		00000000	8237+	VL	v4,0(R1)	use v24 to test decoder		
00009092				8240+	DS	0H	E788 VEVAL		
00009092	E7			8241+	DC	X'E7'	- Vector Evaluate		
00009093	12			8242+	DC	X'12'	v1, v2		
00009094	30			8243+	DC	X'30'	v3, reserved		
00009095	11			8244+	DC	HL1'17'	i5		
00009096	40			8245+	DC	x'40'	v4, RXB		
00009097	88			8246+	DC	X'88'			
00009098	E710 5030 000E		00009048	8248+	VST	V1,V10164	save v1 output		
0000909E	07FB			8249+	BR	R11	return		
000090A0				8250+RE164	DC	0F	xl16 expected result		
000090A0				8251+	DR0P	R5			
000090A0	22222222 88888888			8252	DC	XL16'22222222 88888888 11111111 44444444'	result		
000090A8	11111111 44444444								
000090B0	33333333 55555555			8253	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000090B8	66666666 99999999								
000090C0	77777777 BBBB BBBB			8254	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
000090C8	DDDD DDDD EEEEEEEE								
000090D0	AAAA AAAA CCCCCCCC			8255	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
000090D8	33333333 55555555								
				8256					
				8257 * i5 = 20		/* 00010 100 +++ */			
				8258	VRI_K	VEVAL,17			
000090E0				8259+	DS	0FD			
000090E0		000090E0		8260+	USING	*,R5	base for test data and test routine		
000090E0	00009128			8261+T165	DC	A(X165)	address of test routine		
000090E4	00A5			8262+	DC	H'165'	test number		
000090E6	00			8263+	DC	X'00'			
000090E7	11			8264+	DC	HL1'17'	i5		
000090E8	E5C5E5C1 D3404040			8265+	DC	CL8'VEVAL'	instruction name		
000090F0	00009178			8266+	DC	A(RE165+16)	address of v2 source		
000090F4	00009188			8267+	DC	A(RE165+32)	address of v3 source		
000090F8	00009198			8268+	DC	A(RE165+48)	address of v4 source		
000090FC	00000010			8269+	DC	A(16)	result length		
00009100	00009168			8270+REA165	DC	A(RE165)	result address		
00009108	00000000 00000000			8271+	DS	FD	gap		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00009110	00000000 00000000			8272+V10165	DS	XL16		V1 output	
00009118	00000000 00000000								
00009120	00000000 00000000			8273+ 8274+*	DS	FD		gap	
00009128				8275+X165	DS	0F			
00009128	B982 0011			8276+	XGR	R1, R1			
0000912C	4110 8E94		00001094	8277+	LA	R1, V1FUDGE		load v1 fudge	
00009130	E711 0000 0006		00000000	8278+	VL	v1, 0(R1)		use v21 to test decoder	
00009136	E310 5010 0014		00000010	8279+	LGF	R1, V2ADDR		load v2 source	
0000913C	E721 0000 0006		00000000	8280+	VL	v2, 0(R1)		use v22 to test decoder	
00009142	E310 5014 0014		00000014	8281+	LGF	R1, V3ADDR		load v3 source	
00009148	E731 0000 0006		00000000	8282+	VL	v3, 0(R1)		use v23 to test decoder	
0000914E	E310 5018 0014		00000018	8283+	LGF	R1, V4ADDR		load v4 source	
00009154	E741 0000 0006		00000000	8284+	VL	v4, 0(R1)		use v24 to test decoder	
0000915A				8287+	DS	0H		E788 VEVAL	
0000915A	E7			8288+	DC	X'E7'		- Vector Evaluate	
0000915B	12			8289+	DC	X'12'		v1, v2	
0000915C	30			8290+	DC	X'30'		v3, reserved	
0000915D	11			8291+	DC	HL1'17'		i5	
0000915E	40			8292+	DC	x'40'		v4, RXB	
0000915F	88			8293+	DC	X'88'			
00009160	E710 5030 000E		00009110	8295+	VST	V1, V10165		save v1 output	
00009166	07FB			8296+	BR	R11		return	
00009168				8297+RE165	DC	0F		xl16 expected result	
00009168				8298+	DROP	R5			
00009168	11111111 22222222			8299	DC	XL16'11111111 22222222 44444444 88888888'		result	
00009170	44444444 88888888								
00009178	33333333 55555555			8300	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00009180	99999999 AAAAAAAA								
00009188	11111111 22222222			8301	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00009190	44444444 88888888								
00009198	FFFFFFFF EEEEEEEE			8302	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
000091A0	DDDDDDDD BBBBBBBB								
000091A8				8303					
000091A8				8304	VRI_K	VEVAL, 17			
000091A8		000091A8		8305+	DS	0FD			
000091A8	000091F0			8306+	USING	*, R5		base for test data and test routine	
000091AC	00A6			8307+T166	DC	A(X166)		address of test routine	
000091AE	00			8308+	DC	H'166'		test number	
000091AF	11			8309+	DC	X'00'			
000091B0	E5C5E5C1 D3404040			8310+	DC	HL1'17'		i5	
000091B8	00009240			8311+	DC	CL8'VEVAL'		instruction name	
000091BC	00009250			8312+	DC	A(RE166+16)		address of v2 source	
000091C0	00009260			8313+	DC	A(RE166+32)		address of v3 source	
000091C4	00000010			8314+	DC	A(RE166+48)		address of v4 source	
000091C8	00009230			8315+	DC	A(16)		result length	
000091D0	00000000 00000000			8316+REA166	DC	A(RE166)		result address	
000091D8	00000000 00000000			8317+	DS	FD		gap	
000091E0	00000000 00000000			8318+V10166	DS	XL16		V1 output	
000091E8	00000000 00000000								
000091F0				8319+	DS	FD		gap	
000091F0				8320+*					
000091F0	B982 0011			8321+X166	DS	0F			
000091F0				8322+	XGR	R1, R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000091F4	4110 8E94		00001094	8323+	LA	R1,V1FUDGE	load v1 fudge		
000091F8	E711 0000 0006		00000000	8324+	VL	v1,0(R1)	use v21 to test decoder		
000091FE	E310 5010 0014		00000010	8325+	LGF	R1,V2ADDR	load v2 source		
00009204	E721 0000 0006		00000000	8326+	VL	v2,0(R1)	use v22 to test decoder		
0000920A	E310 5014 0014		00000014	8327+	LGF	R1,V3ADDR	load v3 source		
00009210	E731 0000 0006		00000000	8328+	VL	v3,0(R1)	use v23 to test decoder		
00009216	E310 5018 0014		00000018	8329+	LGF	R1,V4ADDR	load v4 source		
0000921C	E741 0000 0006		00000000	8330+	VL	v4,0(R1)	use v24 to test decoder		
00009222				8333+	DS	0H	E788 VEVAL		
00009222	E7			8334+	DC	X'E7'	- Vector Evaluate		
00009223	12			8335+	DC	X'12'	v1, v2		
00009224	30			8336+	DC	X'30'	v3, reserved		
00009225	11			8337+	DC	HL1'17'	i5		
00009226	40			8338+	DC	x'40'	v4, RXB		
00009227	88			8339+	DC	X'88'			
00009228	E710 5030 000E		000091D8	8341+	VST	V1,V10166	save v1 output		
0000922E	07FB			8342+	BR	R11	return		
00009230				8343+RE166	DC	0F	xl16 expected result		
00009230				8344+	DROP	R5			
00009230	22222222 88888888			8345	DC	XL16'22222222 88888888 11111111 44444444'	result		
00009238	11111111 44444444								
00009240	33333333 55555555			8346	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00009248	66666666 99999999								
00009250	77777777 BBBB BBBB			8347	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00009258	DDDD DDDD EEEEEEEE								
00009260	AAAA AAAA CCCCCCCC			8348	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
00009268	33333333 55555555								
00009270				8349					
00009270				8350 * i5 = 21		/* 00010 101 +++ */			
00009270		00009270		8351	VRI_K	VEVAL,21			
00009270	000092B8			8352+	DS	0FD			
00009270	00A7			8353+	USING	*,R5	base for test data and test routine		
00009274	00			8354+T167	DC	A(X167)	address of test routine		
00009276	00			8355+	DC	H'167'	test number		
00009276	00			8356+	DC	X'00'			
00009277	15			8357+	DC	HL1'21'	i5		
00009278	E5C5E5C1 D3404040			8358+	DC	CL8'VEVAL'	instruction name		
00009280	00009308			8359+	DC	A(RE167+16)	address of v2 source		
00009284	00009318			8360+	DC	A(RE167+32)	address of v3 source		
00009288	00009328			8361+	DC	A(RE167+48)	address of v4 source		
0000928C	00000010			8362+	DC	A(16)	result length		
00009290	000092F8			8363+REA167	DC	A(RE167)	result address		
00009298	00000000 00000000			8364+	DS	FD	gap		
000092A0	00000000 00000000			8365+V10167	DS	XL16	V1 output		
000092A8	00000000 00000000								
000092B0	00000000 00000000			8366+	DS	FD	gap		
000092B8				8367+*					
000092B8	B982 0011			8368+X167	DS	0F			
000092BC	4110 8E94		00001094	8369+	XGR	R1,R1			
000092C0	E711 0000 0006		00000000	8370+	LA	R1,V1FUDGE	load v1 fudge		
000092C6	E310 5010 0014		00000010	8371+	VL	v1,0(R1)	use v21 to test decoder		
000092CC	E721 0000 0006		00000000	8372+	LGF	R1,V2ADDR	load v2 source		
000092D2	E310 5014 0014		00000014	8373+	VL	v2,0(R1)	use v22 to test decoder		
				8374+	LGF	R1,V3ADDR	load v3 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000092D8	E731 0000 0006		00000000	8375+	VL	v3,0(R1)	use v23 to test decoder	
000092DE	E310 5018 0014		00000018	8376+	LGF	R1,V4ADDR	load v4 source	
000092E4	E741 0000 0006		00000000	8377+	VL	v4,0(R1)	use v24 to test decoder	
000092EA				8380+	DS	0H	E788 VEVAL	
000092EA	E7			8381+	DC	X'E7'	- Vector Evaluate	
000092EB	12			8382+	DC	X'12'	v1, v2	
000092EC	30			8383+	DC	X'30'	v3, reserved	
000092ED	15			8384+	DC	HL1'21'	i5	
000092EE	40			8385+	DC	x'40'	v4, RXB	
000092EF	88			8386+	DC	X'88'		
000092F0	E710 5030 000E		000092A0	8388+	VST	V1,V10167	save v1 output	
000092F6	07FB			8389+	BR	R11	return	
000092F8				8390+RE167	DC	0F	xl16 expected result	
000092F8				8391+	DR0P	R5		
000092F8	33333333 66666666			8392	DC	XL16'33333333 66666666 DDDDDDDD AAAAAAAA'	result	
00009300	DDDDDDDD AAAAAAAA							
00009308	33333333 55555555			8393	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00009310	99999999 AAAAAAAA							
00009318	11111111 22222222			8394	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00009320	44444444 88888888							
00009328	FFFFFFFF EEEEEEEE			8395	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00009330	DDDDDDDD BBBBBBBB							
				8396				
				8397	VRI_K	VEVAL, 21		
00009338				8398+	DS	0FD		
00009338		00009338		8399+	USING	*,R5	base for test data and test routine	
00009338	00009380			8400+T168	DC	A(X168)	address of test routine	
0000933C	00A8			8401+	DC	H'168'	test number	
0000933E	00			8402+	DC	X'00'		
0000933F	15			8403+	DC	HL1'21'	i5	
00009340	E5C5E5C1 D3404040			8404+	DC	CL8'VEVAL'	instruction name	
00009348	000093D0			8405+	DC	A(RE168+16)	address of v2 source	
0000934C	000093E0			8406+	DC	A(RE168+32)	address of v3 source	
00009350	000093F0			8407+	DC	A(RE168+48)	address of v4 source	
00009354	00000010			8408+	DC	A(16)	result length	
00009358	000093C0			8409+REA168	DC	A(RE168)	result address	
00009360	00000000 00000000			8410+	DS	FD	gap	
00009368	00000000 00000000			8411+V10168	DS	XL16	V1 output	
00009370	00000000 00000000							
00009378	00000000 00000000			8412+	DS	FD	gap	
				8413+*				
00009380				8414+X168	DS	0F		
00009380	B982 0011			8415+	XGR	R1,R1		
00009384	4110 8E94		00001094	8416+	LA	R1,V1FUDGE	load v1 fudge	
00009388	E711 0000 0006		00000000	8417+	VL	v1,0(R1)	use v21 to test decoder	
0000938E	E310 5010 0014		00000010	8418+	LGF	R1,V2ADDR	load v2 source	
00009394	E721 0000 0006		00000000	8419+	VL	v2,0(R1)	use v22 to test decoder	
0000939A	E310 5014 0014		00000014	8420+	LGF	R1,V3ADDR	load v3 source	
000093A0	E731 0000 0006		00000000	8421+	VL	v3,0(R1)	use v23 to test decoder	
000093A6	E310 5018 0014		00000018	8422+	LGF	R1,V4ADDR	load v4 source	
000093AC	E741 0000 0006		00000000	8423+	VL	v4,0(R1)	use v24 to test decoder	
000093B2				8426+	DS	0H	E788 VEVAL	
000093B2	E7			8427+	DC	X'E7'	- Vector Evaluate	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000093B3	12			8428+	DC	X'12'		v1, v2	
000093B4	30			8429+	DC	X'30'		v3, reserved	
000093B5	15			8430+	DC	HL1'21'		i5	
000093B6	40			8431+	DC	x'40'		v4, RXB	
000093B7	88			8432+	DC	X'88'			
000093B8	E710 5030 000E		00009368	8434+	VST	V1,V10168		save v1 output	
000093BE	07FB			8435+	BR	R11		return	
000093C0				8436+RE168	DC	0F		xl16 expected result	
000093C0				8437+	DR0P	R5			
000093C0	22222222 CCCCCCCC			8438	DC	XL16'22222222 CCCCCCCC 33333333 55555555'		result	
000093C8	33333333 55555555								
000093D0	33333333 55555555			8439	DC	XL16'33333333 55555555 66666666 99999999'		v2	
000093D8	66666666 99999999								
000093E0	77777777 BBBB BBBB			8440	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
000093E8	DDDDDDDD EEEEEEEE								
000093F0	AAAAAAAA CCCCCCCC			8441	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
000093F8	33333333 55555555								
				8442					
				8443					
				8444 * Row 3					
				8445 * i5 = 26:		/* 00011 010 +++ */			
				8446	VRI_K	VEVAL, 26			
00009400				8447+	DS	0FD			
00009400		00009400		8448+	USING	*, R5		base for test data and test routine	
00009400	00009448			8449+T169	DC	A(X169)		address of test routine	
00009404	00A9			8450+	DC	H'169'		test number	
00009406	00			8451+	DC	X'00'			
00009407	1A			8452+	DC	HL1'26'		i5	
00009408	E5C5E5C1 D3404040			8453+	DC	CL8'VEVAL'		instruction name	
00009410	00009498			8454+	DC	A(RE169+16)		address of v2 source	
00009414	000094A8			8455+	DC	A(RE169+32)		address of v3 source	
00009418	000094B8			8456+	DC	A(RE169+48)		address of v4 source	
0000941C	00000010			8457+	DC	A(16)		result length	
00009420	00009488			8458+REA169	DC	A(RE169)		result address	
00009428	00000000 00000000			8459+	DS	FD		gap	
00009430	00000000 00000000			8460+V10169	DS	XL16		V1 output	
00009438	00000000 00000000								
00009440	00000000 00000000			8461+	DS	FD		gap	
				8462+*					
00009448				8463+X169	DS	0F			
00009448	B982 0011			8464+	XGR	R1, R1			
0000944C	4110 8E94		00001094	8465+	LA	R1, V1FUDGE		load v1 fudge	
00009450	E711 0000 0006		00000000	8466+	VL	v1, 0(R1)		use v21 to test decoder	
00009456	E310 5010 0014		00000010	8467+	LGF	R1, V2ADDR		load v2 source	
0000945C	E721 0000 0006		00000000	8468+	VL	v2, 0(R1)		use v22 to test decoder	
00009462	E310 5014 0014		00000014	8469+	LGF	R1, V3ADDR		load v3 source	
00009468	E731 0000 0006		00000000	8470+	VL	v3, 0(R1)		use v23 to test decoder	
0000946E	E310 5018 0014		00000018	8471+	LGF	R1, V4ADDR		load v4 source	
00009474	E741 0000 0006		00000000	8472+	VL	v4, 0(R1)		use v24 to test decoder	
0000947A				8475+	DS	0H		E788 VEVAL	
0000947A	E7			8476+	DC	X'E7'		- Vector Evaluate	
0000947B	12			8477+	DC	X'12'		v1, v2	
0000947C	30			8478+	DC	X'30'		v3, reserved	
0000947D	1A			8479+	DC	HL1'26'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000947E	40			8480+	DC	x'40'	v4, RXB		
0000947F	88			8481+	DC	X'88'			
00009480	E710 5030 000E		00009430	8483+	VST	V1,V10169	save v1 output		
00009486	07FB			8484+	BR	R11	return		
00009488				8485+RE169	DC	0F	xl16 expected result		
00009488				8486+	DROP	R5			
00009488	00000000 33333333			8487	DC	XL16'00000000 33333333 44444444 00000000'	result		
00009490	44444444 00000000								
00009498	33333333 55555555			8488	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
000094A0	99999999 AAAAAAAA								
000094A8	11111111 22222222			8489	DC	XL16'11111111 22222222 44444444 88888888'	v3		
000094B0	44444444 88888888								
000094B8	FFFFFFFF EEEEEEEE			8490	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
000094C0	DDDDDDDD BBBBBBBB								
				8491					
				8492	VRI_K	VEVAL, 26			
000094C8				8493+	DS	0FD			
000094C8		000094C8		8494+	USING	*,R5	base for test data and test routine		
000094C8	00009510			8495+T170	DC	A(X170)	address of test routine		
000094CC	00AA			8496+	DC	H'170'	test number		
000094CE	00			8497+	DC	X'00'			
000094CF	1A			8498+	DC	HL1'26'	i5		
000094D0	E5C5E5C1 D3404040			8499+	DC	CL8'VEVAL'	instruction name		
000094D8	00009560			8500+	DC	A(RE170+16)	address of v2 source		
000094DC	00009570			8501+	DC	A(RE170+32)	address of v3 source		
000094E0	00009580			8502+	DC	A(RE170+48)	address of v4 source		
000094E4	00000010			8503+	DC	A(16)	result length		
000094E8	00009550			8504+REA170	DC	A(RE170)	result address		
000094F0	00000000 00000000			8505+	DS	FD	gap		
000094F8	00000000 00000000			8506+V10170	DS	XL16	V1 output		
00009500	00000000 00000000								
00009508	00000000 00000000			8507+	DS	FD	gap		
				8508+*					
00009510				8509+X170	DS	0F			
00009510	B982 0011			8510+	XGR	R1, R1			
00009514	4110 8E94		00001094	8511+	LA	R1, V1FUDGE	load v1 fudge		
00009518	E711 0000 0006		00000000	8512+	VL	v1, 0(R1)	use v21 to test decoder		
0000951E	E310 5010 0014		00000010	8513+	LGF	R1, V2ADDR	load v2 source		
00009524	E721 0000 0006		00000000	8514+	VL	v2, 0(R1)	use v22 to test decoder		
0000952A	E310 5014 0014		00000014	8515+	LGF	R1, V3ADDR	load v3 source		
00009530	E731 0000 0006		00000000	8516+	VL	v3, 0(R1)	use v23 to test decoder		
00009536	E310 5018 0014		00000018	8517+	LGF	R1, V4ADDR	load v4 source		
0000953C	E741 0000 0006		00000000	8518+	VL	v4, 0(R1)	use v24 to test decoder		
00009542				8521+	DS	0H	E788 VEVAL		
00009542	E7			8522+	DC	X'E7'	- Vector Evaluate		
00009543	12			8523+	DC	X'12'	v1, v2		
00009544	30			8524+	DC	X'30'	v3, reserved		
00009545	1A			8525+	DC	HL1'26'	i5		
00009546	40			8526+	DC	x'40'	v4, RXB		
00009547	88			8527+	DC	X'88'			
00009548	E710 5030 000E		000094F8	8529+	VST	V1,V10170	save v1 output		
0000954E	07FB			8530+	BR	R11	return		
00009550				8531+RE170	DC	0F	xl16 expected result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00009550				8532+	DROP	R5			
00009550	11111111	99999999		8533	DC	XL16'	11111111 99999999 55555555 CCCCCCCC'	result	
00009558	55555555	CCCCCCCC							
00009560	33333333	55555555		8534	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00009568	66666666	99999999							
00009570	77777777	BBBBBBBB		8535	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00009578	DDDDDDDD	EEEEEEEE							
00009580	AAAAAAAA	CCCCCCCC		8536	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00009588	33333333	55555555							
				8537					
				8538	* i5 = 27: /* 00011 011 */				
				8539	VRI_K	VEVAL, 27			
00009590				8540+	DS	0FD			
00009590			00009590	8541+	USING	*, R5		base for test data and test routine	
00009590	000095D8			8542+T171	DC	A(X171)		address of test routine	
00009594	00AB			8543+	DC	H'171'		test number	
00009596	00			8544+	DC	X'00'			
00009597	1B			8545+	DC	HL1'27'		i5	
00009598	E5C5E5C1	D3404040		8546+	DC	CL8'VEVAL'		instruction name	
000095A0	00009628			8547+	DC	A(RE171+16)		address of v2 source	
000095A4	00009638			8548+	DC	A(RE171+32)		address of v3 source	
000095A8	00009648			8549+	DC	A(RE171+48)		address of v4 source	
000095AC	00000010			8550+	DC	A(16)		result length	
000095B0	00009618			8551+REA171	DC	A(RE171)		result address	
000095B8	00000000	00000000		8552+	DS	FD		gap	
000095C0	00000000	00000000		8553+V10171	DS	XL16		V1 output	
000095C8	00000000	00000000							
000095D0	00000000	00000000		8554+	DS	FD		gap	
				8555+*					
000095D8				8556+X171	DS	0F			
000095D8	B982 0011			8557+	XGR	R1, R1			
000095DC	4110 8E94		00001094	8558+	LA	R1, V1FUDGE		load v1 fudge	
000095E0	E711 0000 0006		00000000	8559+	VL	v1, 0(R1)		use v21 to test decoder	
000095E6	E310 5010 0014		00000010	8560+	LGF	R1, V2ADDR		load v2 source	
000095EC	E721 0000 0006		00000000	8561+	VL	v2, 0(R1)		use v22 to test decoder	
000095F2	E310 5014 0014		00000014	8562+	LGF	R1, V3ADDR		load v3 source	
000095F8	E731 0000 0006		00000000	8563+	VL	v3, 0(R1)		use v23 to test decoder	
000095FE	E310 5018 0014		00000018	8564+	LGF	R1, V4ADDR		load v4 source	
00009604	E741 0000 0006		00000000	8565+	VL	v4, 0(R1)		use v24 to test decoder	
0000960A				8568+	DS	0H		E788 VEVAL	
0000960A	E7			8569+	DC	X'E7'		- Vector Evaluate	
0000960B	12			8570+	DC	X'12'		v1, v2	
0000960C	30			8571+	DC	X'30'		v3, reserved	
0000960D	1B			8572+	DC	HL1'27'		i5	
0000960E	40			8573+	DC	x'40'		v4, RXB	
0000960F	88			8574+	DC	X'88'			
00009610	E710 5030 000E		000095C0	8576+	VST	V1, V10171		save v1 output	
00009616	07FB			8577+	BR	R11		return	
00009618				8578+RE171	DC	0F		xl16 expected result	
00009618				8579+	DROP	R5			
00009618	11111111	33333333		8580	DC	XL16'	11111111 33333333 44444444 88888888'	result	
00009620	44444444	88888888							
00009628	33333333	55555555		8581	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00009630	99999999	AAAAAAA							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00009638	11111111	22222222		8582	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00009640	44444444	88888888							
00009648	FFFFFFFF	EEEEEEEE		8583	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00009650	DDDDDDDD	BBBBBBBB							
				8584					
00009658				8585	VRI_K	VEVAL, 27			
00009658			00009658	8586+	DS	0FD			
00009658	000096A0			8587+	USING	*, R5	base for test data and test routine		
00009658	00AC			8588+T172	DC	A(X172)	address of test routine		
0000965C	00AC			8589+	DC	H'172'	test number		
0000965E	00			8590+	DC	X'00'			
0000965F	1B			8591+	DC	HL1'27'	i5		
00009660	E5C5E5C1	D3404040		8592+	DC	CL8'VEVAL'	instruction name		
00009668	000096F0			8593+	DC	A(RE172+16)	address of v2 source		
0000966C	00009700			8594+	DC	A(RE172+32)	address of v3 source		
00009670	00009710			8595+	DC	A(RE172+48)	address of v4 source		
00009674	00000010			8596+	DC	A(16)	result length		
00009678	000096E0			8597+REA172	DC	A(RE172)	result address		
00009680	00000000	00000000		8598+	DS	FD	gap		
00009688	00000000	00000000		8599+V10172	DS	XL16	V1 output		
00009690	00000000	00000000							
00009698	00000000	00000000		8600+	DS	FD	gap		
				8601+*					
000096A0				8602+X172	DS	0F			
000096A0	B982 0011			8603+	XGR	R1, R1			
000096A4	4110 8E94		00001094	8604+	LA	R1, V1FUDGE	load v1 fudge		
000096A8	E711 0000 0006		00000000	8605+	VL	v1, 0(R1)	use v21 to test decoder		
000096AE	E310 5010 0014		00000010	8606+	LGF	R1, V2ADDR	load v2 source		
000096B4	E721 0000 0006		00000000	8607+	VL	v2, 0(R1)	use v22 to test decoder		
000096BA	E310 5014 0014		00000014	8608+	LGF	R1, V3ADDR	load v3 source		
000096C0	E731 0000 0006		00000000	8609+	VL	v3, 0(R1)	use v23 to test decoder		
000096C6	E310 5018 0014		00000018	8610+	LGF	R1, V4ADDR	load v4 source		
000096CC	E741 0000 0006		00000000	8611+	VL	v4, 0(R1)	use v24 to test decoder		
000096D2				8614+	DS	0H	E788 VEVAL		
000096D2	E7			8615+	DC	X'E7'	- Vector Evaluate		
000096D3	12			8616+	DC	X'12'	v1, v2		
000096D4	30			8617+	DC	X'30'	v3, reserved		
000096D5	1B			8618+	DC	HL1'27'	i5		
000096D6	40			8619+	DC	x'40'	v4, RXB		
000096D7	88			8620+	DC	X'88'			
000096D8	E710 5030 000E		00009688	8622+	VST	V1, V10172	save v1 output		
000096DE	07FB			8623+	BR	R11	return		
000096E0				8624+RE172	DC	0F	xl16 expected result		
000096E0				8625+	DROP	R5			
000096E0	33333333	99999999		8626	DC	XL16'	33333333 99999999 55555555 CCCCCCCC'	result	
000096E8	55555555	CCCCCCCC							
000096F0	33333333	55555555		8627	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
000096F8	66666666	99999999							
00009700	77777777	BBBBBBBB		8628	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00009708	DDDDDDDD	EEEEEEEE							
00009710	AAAAAAAA	CCCCCCCC		8629	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00009718	33333333	55555555							
				8630					
				8631	*	i5 = 29:	/* 00011 101 */		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				8632	VRI_K	VEVAL, 29			
00009720				8633+	DS	0FD			
00009720		00009720		8634+	USING	*, R5		base for test data and test routine	
00009720	00009768			8635+T173	DC	A(X173)		address of test routine	
00009724	00AD			8636+	DC	H'173'		test number	
00009726	00			8637+	DC	X'00'			
00009727	1D			8638+	DC	HL1'29'		i5	
00009728	E5C5E5C1 D3404040			8639+	DC	CL8'VEVAL'		instruction name	
00009730	000097B8			8640+	DC	A(RE173+16)		address of v2 source	
00009734	000097C8			8641+	DC	A(RE173+32)		address of v3 source	
00009738	000097D8			8642+	DC	A(RE173+48)		address of v4 source	
0000973C	00000010			8643+	DC	A(16)		result length	
00009740	000097A8			8644+REA173	DC	A(RE173)		result address	
00009748	00000000 00000000			8645+	DS	FD		gap	
00009750	00000000 00000000			8646+V10173	DS	XL16		V1 output	
00009758	00000000 00000000								
00009760	00000000 00000000			8647+	DS	FD		gap	
				8648+*					
00009768				8649+X173	DS	0F			
00009768	B982 0011			8650+	XGR	R1, R1			
0000976C	4110 8E94		00001094	8651+	LA	R1, V1FUDGE		load v1 fudge	
00009770	E711 0000 0006		00000000	8652+	VL	v1, 0(R1)		use v21 to test decoder	
00009776	E310 5010 0014		00000010	8653+	LGF	R1, V2ADDR		load v2 source	
0000977C	E721 0000 0006		00000000	8654+	VL	v2, 0(R1)		use v22 to test decoder	
00009782	E310 5014 0014		00000014	8655+	LGF	R1, V3ADDR		load v3 source	
00009788	E731 0000 0006		00000000	8656+	VL	v3, 0(R1)		use v23 to test decoder	
0000978E	E310 5018 0014		00000018	8657+	LGF	R1, V4ADDR		load v4 source	
00009794	E741 0000 0006		00000000	8658+	VL	v4, 0(R1)		use v24 to test decoder	
0000979A				8661+	DS	0H		E788 VEVAL	
0000979A	E7			8662+	DC	X'E7'		- Vector Evaluate	
0000979B	12			8663+	DC	X'12'		v1, v2	
0000979C	30			8664+	DC	X'30'		v3, reserved	
0000979D	1D			8665+	DC	HL1'29'		i5	
0000979E	40			8666+	DC	x'40'		v4, RXB	
0000979F	88			8667+	DC	X'88'			
000097A0	E710 5030 000E		00009750	8669+	VST	V1, V10173		save v1 output	
000097A6	07FB			8670+	BR	R11		return	
000097A8				8671+RE173	DC	0F		xl16 expected result	
000097A8				8672+	DROP	R5			
000097A8	33333333 77777777			8673	DC	XL16'33333333 77777777 DDDDDDDD AAAAAAAAAA'		result	
000097B0	DDDDDDDD AAAAAAAAAA								
000097B8	33333333 55555555			8674	DC	XL16'33333333 55555555 99999999 AAAAAAAAAA'		v2	
000097C0	99999999 AAAAAAAAAA								
000097C8	11111111 22222222			8675	DC	XL16'11111111 22222222 44444444 88888888'		v3	
000097D0	44444444 88888888								
000097D8	FFFFFFFF EEEEEEEE			8676	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
000097E0	DDDDDDDD BBBBBBBB								
				8677					
				8678	VRI_K	VEVAL, 29			
000097E8				8679+	DS	0FD			
000097E8		000097E8		8680+	USING	*, R5		base for test data and test routine	
000097E8	00009830			8681+T174	DC	A(X174)		address of test routine	
000097EC	00AE			8682+	DC	H'174'		test number	
000097EE	00			8683+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000097EF	1D			8684+	DC	HL1'29'	i5		
000097F0	E5C5E5C1 D3404040			8685+	DC	CL8'VEVAL'	instruction name		
000097F8	00009880			8686+	DC	A(RE174+16)	address of v2 source		
000097FC	00009890			8687+	DC	A(RE174+32)	address of v3 source		
00009800	000098A0			8688+	DC	A(RE174+48)	address of v4 source		
00009804	00000010			8689+	DC	A(16)	result length		
00009808	00009870			8690+REA174	DC	A(RE174)	result address		
00009810	00000000 00000000			8691+	DS	FD	gap		
00009818	00000000 00000000			8692+V10174	DS	XL16	V1 output		
00009820	00000000 00000000								
00009828	00000000 00000000			8693+	DS	FD	gap		
				8694+*					
00009830				8695+X174	DS	0F			
00009830	B982 0011			8696+	XGR	R1,R1			
00009834	4110 8E94		00001094	8697+	LA	R1,V1FUDGE	load v1 fudge		
00009838	E711 0000 0006		00000000	8698+	VL	v1,0(R1)	use v21 to test decoder		
0000983E	E310 5010 0014		00000010	8699+	LGF	R1,V2ADDR	load v2 source		
00009844	E721 0000 0006		00000000	8700+	VL	v2,0(R1)	use v22 to test decoder		
0000984A	E310 5014 0014		00000014	8701+	LGF	R1,V3ADDR	load v3 source		
00009850	E731 0000 0006		00000000	8702+	VL	v3,0(R1)	use v23 to test decoder		
00009856	E310 5018 0014		00000018	8703+	LGF	R1,V4ADDR	load v4 source		
0000985C	E741 0000 0006		00000000	8704+	VL	v4,0(R1)	use v24 to test decoder		
00009862				8707+	DS	0H	E788 VEVAL		
00009862	E7			8708+	DC	X'E7'	- Vector Evaluate		
00009863	12			8709+	DC	X'12'	v1, v2		
00009864	30			8710+	DC	X'30'	v3, reserved		
00009865	1D			8711+	DC	HL1'29'	i5		
00009866	40			8712+	DC	x'40'	v4, RXB		
00009867	88			8713+	DC	X'88'			
00009868	E710 5030 000E		00009818	8715+	VST	V1,V10174	save v1 output		
0000986E	07FB			8716+	BR	R11	return		
00009870				8717+RE174	DC	0F	xl16 expected result		
00009870				8718+	DROP	R5			
00009870	22222222 CCCCCCCC			8719	DC	XL16'22222222 CCCCCCCC 33333333 55555555'	result		
00009878	33333333 55555555								
00009880	33333333 55555555			8720	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00009888	66666666 99999999								
00009890	77777777 BBBB BBBB			8721	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00009898	DDDDDDDD EEEEEEEE								
000098A0	AAAAAAAA CCCCCCCC			8722	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
000098A8	33333333 55555555								
				8723					
				8724					
				8725 * Row 4					
				8726 * i5 = 32:		/* 00100 000 +++ */			
				8727	VRI_K	VEVAL,32			
000098B0				8728+	DS	0FD			
000098B0		000098B0		8729+	USING	*,R5	base for test data and test routine		
000098B0	000098F8			8730+T175	DC	A(X175)	address of test routine		
000098B4	00AF			8731+	DC	H'175'	test number		
000098B6	00			8732+	DC	X'00'			
000098B7	20			8733+	DC	HL1'32'	i5		
000098B8	E5C5E5C1 D3404040			8734+	DC	CL8'VEVAL'	instruction name		
000098C0	00009948			8735+	DC	A(RE175+16)	address of v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000098C4	00009958			8736+	DC	A(RE175+32)	address of v3 source	
000098C8	00009968			8737+	DC	A(RE175+48)	address of v4 source	
000098CC	00000010			8738+	DC	A(16)	result length	
000098D0	00009938			8739+REA175	DC	A(RE175)	result address	
000098D8	00000000 00000000			8740+	DS	FD	gap	
000098E0	00000000 00000000			8741+V10175	DS	XL16	V1 output	
000098E8	00000000 00000000							
000098F0	00000000 00000000			8742+	DS	FD	gap	
				8743+*				
000098F8				8744+X175	DS	0F		
000098F8	B982 0011			8745+	XGR	R1, R1		
000098FC	4110 8E94		00001094	8746+	LA	R1, V1FUDGE	load v1 fudge	
00009900	E711 0000 0006		00000000	8747+	VL	v1, 0(R1)	use v21 to test decoder	
00009906	E310 5010 0014		00000010	8748+	LGF	R1, V2ADDR	load v2 source	
0000990C	E721 0000 0006		00000000	8749+	VL	v2, 0(R1)	use v22 to test decoder	
00009912	E310 5014 0014		00000014	8750+	LGF	R1, V3ADDR	load v3 source	
00009918	E731 0000 0006		00000000	8751+	VL	v3, 0(R1)	use v23 to test decoder	
0000991E	E310 5018 0014		00000018	8752+	LGF	R1, V4ADDR	load v4 source	
00009924	E741 0000 0006		00000000	8753+	VL	v4, 0(R1)	use v24 to test decoder	
0000992A				8756+	DS	0H	E788 VEVAL	
0000992A	E7			8757+	DC	X'E7'	- Vector Evaluate	
0000992B	12			8758+	DC	X'12'	v1, v2	
0000992C	30			8759+	DC	X'30'	v3, reserved	
0000992D	20			8760+	DC	HL1'32'	i5	
0000992E	40			8761+	DC	x'40'	v4, RXB	
0000992F	88			8762+	DC	X'88'		
00009930	E710 5030 000E		000098E0	8764+	VST	V1, V10175	save v1 output	
00009936	07FB			8765+	BR	R11	return	
00009938				8766+RE175	DC	0F	xl16 expected result	
00009938				8767+	DR0P	R5		
00009938	00000000 00000000			8768	DC	XL16'00000000 00000000 00000000 00000000'	result	
00009940	00000000 00000000							
00009948	33333333 55555555			8769	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00009950	99999999 AAAAAAAA							
00009958	11111111 22222222			8770	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00009960	44444444 88888888							
00009968	FFFFFFFF EEEEEEEE			8771	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00009970	DDDDDDDD BBBB BBBB							
				8772				
00009978				8773	VRI_K	VEVAL, 32		
00009978		00009978		8774+	DS	0FD		
00009978	000099C0			8775+	USING	*, R5	base for test data and test routine	
00009978	00B0			8776+T176	DC	A(X176)	address of test routine	
0000997C	00B0			8777+	DC	H'176'	test number	
0000997E	00			8778+	DC	X'00'		
0000997F	20			8779+	DC	HL1'32'	i5	
00009980	E5C5E5C1 D3404040			8780+	DC	CL8'VEVAL'	instruction name	
00009988	00009A10			8781+	DC	A(RE176+16)	address of v2 source	
0000998C	00009A20			8782+	DC	A(RE176+32)	address of v3 source	
00009990	00009A30			8783+	DC	A(RE176+48)	address of v4 source	
00009994	00000010			8784+	DC	A(16)	result length	
00009998	00009A00			8785+REA176	DC	A(RE176)	result address	
000099A0	00000000 00000000			8786+	DS	FD	gap	
000099A8	00000000 00000000			8787+V10176	DS	XL16	V1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000099B0	00000000 00000000								
000099B8	00000000 00000000			8788+	DS	FD	gap		
				8789+*					
000099C0				8790+X176	DS	0F			
000099C0	B982 0011			8791+	XGR	R1,R1			
000099C4	4110 8E94		00001094	8792+	LA	R1,V1FUDGE	load v1 fudge		
000099C8	E711 0000 0006		00000000	8793+	VL	v1,0(R1)	use v21 to test decoder		
000099CE	E310 5010 0014		00000010	8794+	LGF	R1,V2ADDR	load v2 source		
000099D4	E721 0000 0006		00000000	8795+	VL	v2,0(R1)	use v22 to test decoder		
000099DA	E310 5014 0014		00000014	8796+	LGF	R1,V3ADDR	load v3 source		
000099E0	E731 0000 0006		00000000	8797+	VL	v3,0(R1)	use v23 to test decoder		
000099E6	E310 5018 0014		00000018	8798+	LGF	R1,V4ADDR	load v4 source		
000099EC	E741 0000 0006		00000000	8799+	VL	v4,0(R1)	use v24 to test decoder		
000099F2				8802+	DS	0H	E788 VEVAL		
000099F2	E7			8803+	DC	X'E7'	- Vector Evaluate		
000099F3	12			8804+	DC	X'12'	v1, v2		
000099F4	30			8805+	DC	X'30'	v3, reserved		
000099F5	20			8806+	DC	HL1'32'	i5		
000099F6	40			8807+	DC	x'40'	v4, RXB		
000099F7	88			8808+	DC	X'88'			
000099F8	E710 5030 000E		000099A8	8810+	VST	V1,V10176	save v1 output		
000099FE	07FB			8811+	BR	R11	return		
00009A00				8812+RE176	DC	0F	xl16 expected result		
00009A00				8813+	DROP	R5			
00009A00	44444444 22222222			8814	DC	XL16'44444444 22222222 88888888 22222222'	result		
00009A08	88888888 22222222								
00009A10	33333333 55555555			8815	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00009A18	66666666 99999999								
00009A20	77777777 BBBB BBBB			8816	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00009A28	DDDD DDDD EEEEEEEE								
00009A30	AAAA AAAA CCCCCCCC			8817	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
00009A38	33333333 55555555								
				8818					
				8819 * i5 = 33:	/*	00100 001 +++ */			
00009A40				8820	VRI_K	VEVAL,33			
00009A40		00009A40		8821+	DS	0FD			
00009A40	00009A88			8822+	USING	*,R5	base for test data and test routine		
00009A40	00B1			8823+T177	DC	A(X177)	address of test routine		
00009A44	00			8824+	DC	H'177'	test number		
00009A46	00			8825+	DC	X'00'			
00009A47	21			8826+	DC	HL1'33'	i5		
00009A48	E5C5E5C1 D3404040			8827+	DC	CL8'VEVAL'	instruction name		
00009A50	00009AD8			8828+	DC	A(RE177+16)	address of v2 source		
00009A54	00009AE8			8829+	DC	A(RE177+32)	address of v3 source		
00009A58	00009AF8			8830+	DC	A(RE177+48)	address of v4 source		
00009A5C	00000010			8831+	DC	A(16)	result length		
00009A60	00009AC8			8832+REA177	DC	A(RE177)	result address		
00009A68	00000000 00000000			8833+	DS	FD	gap		
00009A70	00000000 00000000			8834+V10177	DS	XL16	V1 output		
00009A78	00000000 00000000								
00009A80	00000000 00000000			8835+	DS	FD	gap		
				8836+*					
00009A88				8837+X177	DS	0F			
00009A88	B982 0011			8838+	XGR	R1,R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00009A8C	4110 8E94		00001094	8839+	LA	R1,V1FUDGE	load v1 fudge
00009A90	E711 0000 0006		00000000	8840+	VL	v1,0(R1)	use v21 to test decoder
00009A96	E310 5010 0014		00000010	8841+	LGF	R1,V2ADDR	load v2 source
00009A9C	E721 0000 0006		00000000	8842+	VL	v2,0(R1)	use v22 to test decoder
00009AA2	E310 5014 0014		00000014	8843+	LGF	R1,V3ADDR	load v3 source
00009AA8	E731 0000 0006		00000000	8844+	VL	v3,0(R1)	use v23 to test decoder
00009AAE	E310 5018 0014		00000018	8845+	LGF	R1,V4ADDR	load v4 source
00009AB4	E741 0000 0006		00000000	8846+	VL	v4,0(R1)	use v24 to test decoder
00009ABA				8849+	DS	0H	E788 VEVAL
00009ABA	E7			8850+	DC	X'E7'	- Vector Evaluate
00009ABB	12			8851+	DC	X'12'	v1, v2
00009ABC	30			8852+	DC	X'30'	v3, reserved
00009ABD	21			8853+	DC	HL1'33'	i5
00009ABE	40			8854+	DC	x'40'	v4, RXB
00009ABF	88			8855+	DC	X'88'	
00009AC0	E710 5030 000E		00009A70	8857+	VST	V1,V10177	save v1 output
00009AC6	07FB			8858+	BR	R11	return
00009AC8				8859+RE177	DC	0F	xl16 expected result
00009AC8				8860+	DROP	R5	
00009AC8	11111111 00000000			8861	DC	XL16'11111111 00000000 00000000 88888888'	result
00009AD0	00000000 88888888						
00009AD8	33333333 55555555			8862	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00009AE0	99999999 AAAAAAAA						
00009AE8	11111111 22222222			8863	DC	XL16'11111111 22222222 44444444 88888888'	v3
00009AF0	44444444 88888888						
00009AF8	FFFFFFFF EEEEEEEE			8864	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
00009B00	DDDDDDDD BBBBBBBB						
00009B08				8865			
00009B08				8866	VRI_K	VEVAL, 33	
00009B08		00009B08		8867+	DS	0FD	
00009B08	00009B50			8868+	USING	*,R5	base for test data and test routine
00009B0C	00B2			8869+T178	DC	A(X178)	address of test routine
00009B0E	00			8870+	DC	H'178'	test number
00009B0F	21			8871+	DC	X'00'	
00009B10	E5C5E5C1 D3404040			8872+	DC	HL1'33'	i5
00009B18	00009BA0			8873+	DC	CL8'VEVAL'	instruction name
00009B1C	00009BB0			8874+	DC	A(RE178+16)	address of v2 source
00009B20	00009BC0			8875+	DC	A(RE178+32)	address of v3 source
00009B24	00000010			8876+	DC	A(RE178+48)	address of v4 source
00009B28	00009B90			8877+	DC	A(16)	result length
00009B30	00000000 00000000			8878+REA178	DC	A(RE178)	result address
00009B38	00000000 00000000			8879+	DS	FD	gap
00009B40	00000000 00000000			8880+V10178	DS	XL16	V1 output
00009B48	00000000 00000000						
00009B50				8881+	DS	FD	gap
00009B50				8882+*			
00009B50	B982 0011			8883+X178	DS	0F	
00009B54	4110 8E94		00001094	8884+	XGR	R1,R1	
00009B58	E711 0000 0006		00000000	8885+	LA	R1,V1FUDGE	load v1 fudge
00009B5E	E310 5010 0014		00000010	8886+	VL	v1,0(R1)	use v21 to test decoder
00009B64	E721 0000 0006		00000000	8887+	LGF	R1,V2ADDR	load v2 source
00009B6A	E310 5014 0014		00000014	8888+	VL	v2,0(R1)	use v22 to test decoder
00009B70	E731 0000 0006		00000000	8889+	LGF	R1,V3ADDR	load v3 source
				8890+	VL	v3,0(R1)	use v23 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00009B76	E310 5018 0014		00000018	8891+	LGF	R1,V4ADDR	load v4 source	
00009B7C	E741 0000 0006		00000000	8892+	VL	v4,0(R1)	use v24 to test decoder	
00009B82				8895+	DS	0H	E788 VEVAL	
00009B82	E7			8896+	DC	X'E7'	- Vector Evaluate	
00009B83	12			8897+	DC	X'12'	v1, v2	
00009B84	30			8898+	DC	X'30'	v3, reserved	
00009B85	21			8899+	DC	HL1'33'	i5	
00009B86	40			8900+	DC	x'40'	v4, RXB	
00009B87	88			8901+	DC	X'88'		
00009B88	E710 5030 000E		00009B38	8903+	VST	V1,V10178	save v1 output	
00009B8E	07FB			8904+	BR	R11	return	
00009B90				8905+RE178	DC	0F	xl16 expected result	
00009B90				8906+	DROP	R5		
00009B90	66666666 22222222			8907	DC	XL16'66666666 22222222 88888888 22222222'	result	
00009B98	88888888 22222222							
00009BA0	33333333 55555555			8908	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00009BA8	66666666 99999999							
00009BB0	77777777 BBBB BBBB			8909	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00009BB8	DDDD DDDD EEEEEEEE							
00009BC0	AAAA AAAA CCCCCCCC			8910	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4	
00009BC8	33333333 55555555							
00009BD0				8911				
00009BD0				8912 * i5 = 34:		/* 00100 010 */		
00009BD0				8913	VRI_K	VEVAL, 34		
00009BD0	00009C18	00009BD0		8914+	DS	0FD		
00009BD4	00B3			8915+	USING	*,R5	base for test data and test routine	
00009BD6	00			8916+T179	DC	A(X179)	address of test routine	
00009BD7	22			8917+	DC	H'179'	test number	
00009BD8	E5C5E5C1 D3404040			8918+	DC	X'00'		
00009BE0	00009C68			8919+	DC	HL1'34'	i5	
00009BE4	00009C78			8920+	DC	CL8'VEVAL'	instruction name	
00009BE8	00009C88			8921+	DC	A(RE179+16)	address of v2 source	
00009BEC	00000010			8922+	DC	A(RE179+32)	address of v3 source	
00009BF0	00009C58			8923+	DC	A(RE179+48)	address of v4 source	
00009BF8	00000000 00000000			8924+	DC	A(16)	result length	
00009C00	00000000 00000000			8925+REA179	DC	A(RE179)	result address	
00009C08	00000000 00000000			8926+	DS	FD	gap	
00009C10	00000000 00000000			8927+V10179	DS	XL16	V1 output	
00009C18				8928+	DS	FD	gap	
00009C18	B982 0011			8929+*				
00009C1C	4110 8E94		00001094	8930+X179	DS	0F		
00009C20	E711 0000 0006		00000000	8931+	XGR	R1,R1		
00009C26	E310 5010 0014		00000010	8932+	LA	R1,V1FUDGE	load v1 fudge	
00009C2C	E721 0000 0006		00000000	8933+	VL	v1,0(R1)	use v21 to test decoder	
00009C32	E310 5014 0014		00000014	8934+	LGF	R1,V2ADDR	load v2 source	
00009C38	E731 0000 0006		00000000	8935+	VL	v2,0(R1)	use v22 to test decoder	
00009C3E	E310 5018 0014		00000018	8936+	LGF	R1,V3ADDR	load v3 source	
00009C44	E741 0000 0006		00000000	8937+	VL	v3,0(R1)	use v23 to test decoder	
00009C4A				8938+	LGF	R1,V4ADDR	load v4 source	
00009C4A	E7			8939+	VL	v4,0(R1)	use v24 to test decoder	
00009C4A				8942+	DS	0H	E788 VEVAL	
00009C4A				8943+	DC	X'E7'	- Vector Evaluate	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00009C4B	12			8944+	DC	X'12'		v1, v2	
00009C4C	30			8945+	DC	X'30'		v3, reserved	
00009C4D	22			8946+	DC	HL1'34'		i5	
00009C4E	40			8947+	DC	x'40'		v4, RXB	
00009C4F	88			8948+	DC	X'88'			
00009C50	E710 5030 000E		00009C00	8950+	VST	V1,V10179		save v1 output	
00009C56	07FB			8951+	BR	R11		return	
00009C58				8952+RE179	DC	0F		xl16 expected result	
00009C58				8953+	DR0P	R5			
00009C58	00000000 00000000			8954	DC	XL16'00000000 00000000 00000000 00000000'		result	
00009C60	00000000 00000000								
00009C68	33333333 55555555			8955	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00009C70	99999999 AAAAAAAA								
00009C78	11111111 22222222			8956	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00009C80	44444444 88888888								
00009C88	FFFFFFFF EEEEEEEE			8957	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00009C90	DDDDDDDD BBBBBBBB								
				8958					
				8959	VRI_K	VEVAL, 34			
00009C98				8960+	DS	0FD			
00009C98		00009C98		8961+	USING	*,R5		base for test data and test routine	
00009C98	00009CE0			8962+T180	DC	A(X180)		address of test routine	
00009C9C	00B4			8963+	DC	H'180'		test number	
00009C9E	00			8964+	DC	X'00'			
00009C9F	22			8965+	DC	HL1'34'		i5	
00009CA0	E5C5E5C1 D3404040			8966+	DC	CL8'VEVAL'		instruction name	
00009CA8	00009D30			8967+	DC	A(RE180+16)		address of v2 source	
00009CAC	00009D40			8968+	DC	A(RE180+32)		address of v3 source	
00009CB0	00009D50			8969+	DC	A(RE180+48)		address of v4 source	
00009CB4	00000010			8970+	DC	A(16)		result length	
00009CB8	00009D20			8971+REA180	DC	A(RE180)		result address	
00009CC0	00000000 00000000			8972+	DS	FD		gap	
00009CC8	00000000 00000000			8973+V10180	DS	XL16		V1 output	
00009CD0	00000000 00000000								
00009CD8	00000000 00000000			8974+	DS	FD		gap	
				8975+*					
00009CE0				8976+X180	DS	0F			
00009CE0	B982 0011			8977+	XGR	R1,R1			
00009CE4	4110 8E94		00001094	8978+	LA	R1,V1FUDGE		load v1 fudge	
00009CE8	E711 0000 0006		00000000	8979+	VL	v1,0(R1)		use v21 to test decoder	
00009CEE	E310 5010 0014		00000010	8980+	LGF	R1,V2ADDR		load v2 source	
00009CF4	E721 0000 0006		00000000	8981+	VL	v2,0(R1)		use v22 to test decoder	
00009CFA	E310 5014 0014		00000014	8982+	LGF	R1,V3ADDR		load v3 source	
00009D00	E731 0000 0006		00000000	8983+	VL	v3,0(R1)		use v23 to test decoder	
00009D06	E310 5018 0014		00000018	8984+	LGF	R1,V4ADDR		load v4 source	
00009D0C	E741 0000 0006		00000000	8985+	VL	v4,0(R1)		use v24 to test decoder	
00009D12				8988+	DS	0H		E788 VEVAL	
00009D12	E7			8989+	DC	X'E7'		- Vector Evaluate	
00009D13	12			8990+	DC	X'12'		v1, v2	
00009D14	30			8991+	DC	X'30'		v3, reserved	
00009D15	22			8992+	DC	HL1'34'		i5	
00009D16	40			8993+	DC	x'40'		v4, RXB	
00009D17	88			8994+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00009D18	E710 5030 000E		00009CC8	8996+	VST	V1,V10180	save v1 output		
00009D1E	07FB			8997+	BR	R11	return		
00009D20				8998+RE180	DC	0F	xl16 expected result		
00009D20				8999+	DROP	R5			
00009D20	55555555 33333333			9000	DC	XL16'55555555 33333333 CCCCCCCC AAAAAAAA'	result		
00009D28	CCCCCCCC AAAAAAAA								
00009D30	33333333 55555555			9001	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00009D38	66666666 99999999								
00009D40	77777777 BBBB BBBB			9002	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00009D48	DDDDDDDD EEEEEEEE								
00009D50	AAAAAAA CCCCCC			9003	DC	XL16'AAAAAAA CCCCCC 33333333 55555555'	v4		
00009D58	33333333 55555555								
				9004					
				9005 * i5 = 35:	/*	00100 011 +++ */			
				9006	VRI_K	VEVAL,35			
00009D60				9007+	DS	0FD			
00009D60		00009D60		9008+	USING	*,R5	base for test data and test routine		
00009D60	00009DA8			9009+T181	DC	A(X181)	address of test routine		
00009D64	00B5			9010+	DC	H'181'	test number		
00009D66	00			9011+	DC	X'00'			
00009D67	23			9012+	DC	HL1'35'	i5		
00009D68	E5C5E5C1 D3404040			9013+	DC	CL8'VEVAL'	instruction name		
00009D70	00009DF8			9014+	DC	A(RE181+16)	address of v2 source		
00009D74	00009E08			9015+	DC	A(RE181+32)	address of v3 source		
00009D78	00009E18			9016+	DC	A(RE181+48)	address of v4 source		
00009D7C	00000010			9017+	DC	A(16)	result length		
00009D80	00009DE8			9018+REA181	DC	A(RE181)	result address		
00009D88	00000000 00000000			9019+	DS	FD	gap		
00009D90	00000000 00000000			9020+V10181	DS	XL16	V1 output		
00009D98	00000000 00000000								
00009DA0	00000000 00000000			9021+	DS	FD	gap		
				9022+*					
00009DA8				9023+X181	DS	0F			
00009DA8	B982 0011			9024+	XGR	R1,R1			
00009DAC	4110 8E94		00001094	9025+	LA	R1,V1FUDGE	load v1 fudge		
00009DB0	E711 0000 0006		00000000	9026+	VL	v1,0(R1)	use v21 to test decoder		
00009DB6	E310 5010 0014		00000010	9027+	LGF	R1,V2ADDR	load v2 source		
00009DBC	E721 0000 0006		00000000	9028+	VL	v2,0(R1)	use v22 to test decoder		
00009DC2	E310 5014 0014		00000014	9029+	LGF	R1,V3ADDR	load v3 source		
00009DC8	E731 0000 0006		00000000	9030+	VL	v3,0(R1)	use v23 to test decoder		
00009DCE	E310 5018 0014		00000018	9031+	LGF	R1,V4ADDR	load v4 source		
00009DD4	E741 0000 0006		00000000	9032+	VL	v4,0(R1)	use v24 to test decoder		
00009DDA				9035+	DS	0H	E788 VEVAL		
00009DDA	E7			9036+	DC	X'E7'	- Vector Evaluate		
00009DDB	12			9037+	DC	X'12'	v1, v2		
00009DDC	30			9038+	DC	X'30'	v3, reserved		
00009DDD	23			9039+	DC	HL1'35'	i5		
00009DDE	40			9040+	DC	x'40'	v4, RXB		
00009DDF	88			9041+	DC	X'88'			
00009DE0	E710 5030 000E		00009D90	9043+	VST	V1,V10181	save v1 output		
00009DE6	07FB			9044+	BR	R11	return		
00009DE8				9045+RE181	DC	0F	xl16 expected result		
00009DE8				9046+	DROP	R5			
00009DE8	11111111 00000000			9047	DC	XL16'11111111 00000000 00000000 88888888'	result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00009DF0	00000000	88888888							
00009DF8	33333333	55555555		9048	DC	XL16'	33333333 55555555 99999999	AAAAAAA'	v2
00009E00	99999999	AAAAAAA							
00009E08	11111111	22222222		9049	DC	XL16'	11111111 22222222 44444444 88888888'		v3
00009E10	44444444	88888888							
00009E18	FFFFFFFF	EEEEEEEE		9050	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4
00009E20	DDDDDDDD	BBBBBBBB							
				9051					
				9052	VRI_K	VEVAL, 35			
00009E28				9053+	DS	0FD			
00009E28			00009E28	9054+	USING	*, R5			base for test data and test routine
00009E28	00009E70			9055+T182	DC	A(X182)			address of test routine
00009E2C	00B6			9056+	DC	H'182'			test number
00009E2E	00			9057+	DC	X'00'			
00009E2F	23			9058+	DC	HL1'35'			i5
00009E30	E5C5E5C1	D3404040		9059+	DC	CL8'VEVAL'			instruction name
00009E38	00009EC0			9060+	DC	A(RE182+16)			address of v2 source
00009E3C	00009ED0			9061+	DC	A(RE182+32)			address of v3 source
00009E40	00009EE0			9062+	DC	A(RE182+48)			address of v4 source
00009E44	00000010			9063+	DC	A(16)			result length
00009E48	00009EB0			9064+REA182	DC	A(RE182)			result address
00009E50	00000000	00000000		9065+	DS	FD			gap
00009E58	00000000	00000000		9066+V10182	DS	XL16			V1 output
00009E60	00000000	00000000							
00009E68	00000000	00000000		9067+	DS	FD			gap
				9068+*					
00009E70				9069+X182	DS	0F			
00009E70	B982 0011			9070+	XGR	R1, R1			
00009E74	4110 8E94		00001094	9071+	LA	R1, V1FUDGE			load v1 fudge
00009E78	E711 0000 0006		00000000	9072+	VL	v1, 0(R1)			use v21 to test decoder
00009E7E	E310 5010 0014		00000010	9073+	LGF	R1, V2ADDR			load v2 source
00009E84	E721 0000 0006		00000000	9074+	VL	v2, 0(R1)			use v22 to test decoder
00009E8A	E310 5014 0014		00000014	9075+	LGF	R1, V3ADDR			load v3 source
00009E90	E731 0000 0006		00000000	9076+	VL	v3, 0(R1)			use v23 to test decoder
00009E96	E310 5018 0014		00000018	9077+	LGF	R1, V4ADDR			load v4 source
00009E9C	E741 0000 0006		00000000	9078+	VL	v4, 0(R1)			use v24 to test decoder
00009EA2				9081+	DS	0H		E788 VEVAL	
00009EA2	E7			9082+	DC	X'E7'		- Vector Evaluate	
00009EA3	12			9083+	DC	X'12'		v1, v2	
00009EA4	30			9084+	DC	X'30'		v3, reserved	
00009EA5	23			9085+	DC	HL1'35'		i5	
00009EA6	40			9086+	DC	x'40'		v4, RXB	
00009EA7	88			9087+	DC	X'88'			
00009EA8	E710 5030 000E		00009E58	9089+	VST	V1, V10182		save v1 output	
00009EAE	07FB			9090+	BR	R11		return	
00009EB0				9091+RE182	DC	0F		xl16 expected result	
00009EB0				9092+	DROP	R5			
00009EB0	77777777	33333333		9093	DC	XL16'	77777777 33333333 CCCCCCCC	AAAAAAA'	result
00009EB8	CCCCCCCC	AAAAAAA							
00009EC0	33333333	55555555		9094	DC	XL16'	33333333 55555555 66666666 99999999'		v2
00009EC8	66666666	99999999							
00009ED0	77777777	BBBBBBBB		9095	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'		v3
00009ED8	DDDDDDDD	EEEEEEEE							
00009EE0	AAAAAAA	CCCCCCCC		9096	DC	XL16'	AAAAAAA CCCCCCCC 33333333 55555555'		v4

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
00009EE8	33333333 55555555			9097
				9098 * i5 = 36: /* 00100 100 +++ */
				9099 VRI_K VEVAL, 36
00009EF0				9100+ DS 0FD
00009EF0		00009EF0		9101+ USING *, R5 base for test data and test routine
00009EF0	00009F38			9102+T183 DC A(X183) address of test routine
00009EF4	00B7			9103+ DC H'183' test number
00009EF6	00			9104+ DC X'00'
00009EF7	24			9105+ DC HL1'36' i5
00009EF8	E5C5E5C1 D3404040			9106+ DC CL8'VEVAL' instruction name
00009F00	00009F88			9107+ DC A(RE183+16) address of v2 source
00009F04	00009F98			9108+ DC A(RE183+32) address of v3 source
00009F08	00009FA8			9109+ DC A(RE183+48) address of v4 source
00009F0C	00000010			9110+ DC A(16) result length
00009F10	00009F78			9111+REA183 DC A(RE183) result address
00009F18	00000000 00000000			9112+ DS FD gap
00009F20	00000000 00000000			9113+V10183 DS XL16 V1 output
00009F28	00000000 00000000			
00009F30	00000000 00000000			9114+ DS FD gap
				9115+*
00009F38				9116+X183 DS 0F
00009F38	B982 0011			9117+ XGR R1, R1
00009F3C	4110 8E94	00001094		9118+ LA R1, V1FUDGE load v1 fudge
00009F40	E711 0000 0006	00000000		9119+ VL v1, 0(R1) use v21 to test decoder
00009F46	E310 5010 0014	00000010		9120+ LGF R1, V2ADDR load v2 source
00009F4C	E721 0000 0006	00000000		9121+ VL v2, 0(R1) use v22 to test decoder
00009F52	E310 5014 0014	00000014		9122+ LGF R1, V3ADDR load v3 source
00009F58	E731 0000 0006	00000000		9123+ VL v3, 0(R1) use v23 to test decoder
00009F5E	E310 5018 0014	00000018		9124+ LGF R1, V4ADDR load v4 source
00009F64	E741 0000 0006	00000000		9125+ VL v4, 0(R1) use v24 to test decoder
00009F6A				9128+ DS 0H E788 VEVAL
00009F6A	E7			9129+ DC X'E7' - Vector Evaluate
00009F6B	12			9130+ DC X'12' v1, v2
00009F6C	30			9131+ DC X'30' v3, reserved
00009F6D	24			9132+ DC HL1'36' i5
00009F6E	40			9133+ DC x'40' v4, RXB
00009F6F	88			9134+ DC X'88'
00009F70	E710 5030 000E	00009F20		9136+ VST V1, V10183 save v1 output
00009F76	07FB			9137+ BR R11 return
00009F78				9138+RE183 DC 0F xl16 expected result
00009F78				9139+ DROP R5
00009F78	22222222 44444444			9140 DC XL16'22222222 44444444 99999999 22222222' result
00009F80	99999999 22222222			
00009F88	33333333 55555555			9141 DC XL16'33333333 55555555 99999999 AAAAAAAA' v2
00009F90	99999999 AAAAAAAA			
00009F98	11111111 22222222			9142 DC XL16'11111111 22222222 44444444 88888888' v3
00009FA0	44444444 88888888			
00009FA8	FFFFFFFF EEEEEEEE			9143 DC XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB' v4
00009FB0	DDDDDDDD BBBBBBBB			
				9144
				9145 VRI_K VEVAL, 36
00009FB8				9146+ DS 0FD
00009FB8		00009FB8		9147+ USING *, R5 base for test data and test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00009FB8	0000A000			9148+T184	DC	A(X184)		address of test routine	
00009FBC	00B8			9149+	DC	H'184'		test number	
00009FBE	00			9150+	DC	X'00'			
00009FBF	24			9151+	DC	HL1'36'		i5	
00009FC0	E5C5E5C1 D3404040			9152+	DC	CL8'VEVAL'		instruction name	
00009FC8	0000A050			9153+	DC	A(RE184+16)		address of v2 source	
00009FCC	0000A060			9154+	DC	A(RE184+32)		address of v3 source	
00009FD0	0000A070			9155+	DC	A(RE184+48)		address of v4 source	
00009FD4	00000010			9156+	DC	A(16)		result length	
00009FD8	0000A040			9157+REA184	DC	A(RE184)		result address	
00009FE0	00000000 00000000			9158+	DS	FD		gap	
00009FE8	00000000 00000000			9159+V10184	DS	XL16		V1 output	
00009FF0	00000000 00000000								
00009FF8	00000000 00000000			9160+	DS	FD		gap	
				9161+*					
0000A000				9162+X184	DS	0F			
0000A000	B982 0011			9163+	XGR	R1, R1			
0000A004	4110 8E94		00001094	9164+	LA	R1, V1FUDGE		load v1 fudge	
0000A008	E711 0000 0006		00000000	9165+	VL	v1, 0(R1)		use v21 to test decoder	
0000A00E	E310 5010 0014		00000010	9166+	LGF	R1, V2ADDR		load v2 source	
0000A014	E721 0000 0006		00000000	9167+	VL	v2, 0(R1)		use v22 to test decoder	
0000A01A	E310 5014 0014		00000014	9168+	LGF	R1, V3ADDR		load v3 source	
0000A020	E731 0000 0006		00000000	9169+	VL	v3, 0(R1)		use v23 to test decoder	
0000A026	E310 5018 0014		00000018	9170+	LGF	R1, V4ADDR		load v4 source	
0000A02C	E741 0000 0006		00000000	9171+	VL	v4, 0(R1)		use v24 to test decoder	
0000A032				9174+	DS	0H		E788 VEVAL	
0000A032	E7			9175+	DC	X'E7'		- Vector Evaluate	
0000A033	12			9176+	DC	X'12'		v1, v2	
0000A034	30			9177+	DC	X'30'		v3, reserved	
0000A035	24			9178+	DC	HL1'36'		i5	
0000A036	40			9179+	DC	x'40'		v4, RXB	
0000A037	88			9180+	DC	X'88'			
0000A038	E710 5030 000E		00009FE8	9182+	VST	V1, V10184		save v1 output	
0000A03E	07FB			9183+	BR	R11		return	
0000A040				9184+RE184	DC	0F		xl16 expected result	
0000A040				9185+	DROP	R5			
0000A040	44444444 66666666			9186	DC	XL16'44444444 66666666 AAAAAAAA 33333333'		result	
0000A048	AAAAAAAA 33333333								
0000A050	33333333 55555555			9187	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000A058	66666666 99999999								
0000A060	77777777 BBBB BBBB			9188	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
0000A068	DDDDDDDD EEEEEEEE								
0000A070	AAAAAAAA CCCCCCCC			9189	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
0000A078	33333333 55555555								
				9190					
				9191 * i5 = 37:		/* 00100 101 +++ */			
				9192	VRI_K	VEVAL, 37			
0000A080				9193+	DS	0FD			
0000A080		0000A080		9194+	USING	*, R5		base for test data and test routine	
0000A080	0000A0C8			9195+T185	DC	A(X185)		address of test routine	
0000A084	00B9			9196+	DC	H'185'		test number	
0000A086	00			9197+	DC	X'00'			
0000A087	25			9198+	DC	HL1'37'		i5	
0000A088	E5C5E5C1 D3404040			9199+	DC	CL8'VEVAL'		instruction name	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000A090	0000A118			9200+	DC	A(RE185+16)	address of v2 source		
0000A094	0000A128			9201+	DC	A(RE185+32)	address of v3 source		
0000A098	0000A138			9202+	DC	A(RE185+48)	address of v4 source		
0000A09C	00000010			9203+	DC	A(16)	result length		
0000A0A0	0000A108			9204+REA185	DC	A(RE185)	result address		
0000A0A8	00000000 00000000			9205+	DS	FD	gap		
0000A0B0	00000000 00000000			9206+V10185	DS	XL16	V1 output		
0000A0B8	00000000 00000000								
0000A0C0	00000000 00000000			9207+	DS	FD	gap		
				9208+*					
0000A0C8				9209+X185	DS	0F			
0000A0C8	B982 0011			9210+	XGR	R1, R1			
0000A0CC	4110 8E94		00001094	9211+	LA	R1, V1FUDGE	load v1 fudge		
0000A0D0	E711 0000 0006		00000000	9212+	VL	v1, 0(R1)	use v21 to test decoder		
0000A0D6	E310 5010 0014		00000010	9213+	LGF	R1, V2ADDR	load v2 source		
0000A0DC	E721 0000 0006		00000000	9214+	VL	v2, 0(R1)	use v22 to test decoder		
0000A0E2	E310 5014 0014		00000014	9215+	LGF	R1, V3ADDR	load v3 source		
0000A0E8	E731 0000 0006		00000000	9216+	VL	v3, 0(R1)	use v23 to test decoder		
0000A0EE	E310 5018 0014		00000018	9217+	LGF	R1, V4ADDR	load v4 source		
0000A0F4	E741 0000 0006		00000000	9218+	VL	v4, 0(R1)	use v24 to test decoder		
0000A0FA				9221+	DS	0H	E788 VEVAL		
0000A0FA	E7			9222+	DC	X'E7'	- Vector Evaluate		
0000A0FB	12			9223+	DC	X'12'	v1, v2		
0000A0FC	30			9224+	DC	X'30'	v3, reserved		
0000A0FD	25			9225+	DC	HL1'37'	i5		
0000A0FE	40			9226+	DC	x'40'	v4, RXB		
0000A0FF	88			9227+	DC	X'88'			
0000A100	E710 5030 000E		0000A0B0	9229+	VST	V1, V10185	save v1 output		
0000A106	07FB			9230+	BR	R11	return		
0000A108				9231+RE185	DC	0F	xl16 expected result		
0000A108				9232+	DROP	R5			
0000A108	33333333 44444444			9233	DC	XL16'33333333 44444444 99999999 AAAAAAAA'	result		
0000A110	99999999 AAAAAAAA								
0000A118	33333333 55555555			9234	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000A120	99999999 AAAAAAAA								
0000A128	11111111 22222222			9235	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000A130	44444444 88888888								
0000A138	FFFFFFFF EEEEEEEE			9236	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
0000A140	DDDDDDDD BBBB BBBB								
				9237					
				9238	VRI_K	VEVAL, 37			
0000A148				9239+	DS	0FD			
0000A148		0000A148		9240+	USING	*, R5	base for test data and test routine		
0000A148	0000A190			9241+T186	DC	A(X186)	address of test routine		
0000A14C	00BA			9242+	DC	H'186'	test number		
0000A14E	00			9243+	DC	X'00'			
0000A14F	25			9244+	DC	HL1'37'	i5		
0000A150	E5C5E5C1 D3404040			9245+	DC	CL8'VEVAL'	instruction name		
0000A158	0000A1E0			9246+	DC	A(RE186+16)	address of v2 source		
0000A15C	0000A1F0			9247+	DC	A(RE186+32)	address of v3 source		
0000A160	0000A200			9248+	DC	A(RE186+48)	address of v4 source		
0000A164	00000010			9249+	DC	A(16)	result length		
0000A168	0000A1D0			9250+REA186	DC	A(RE186)	result address		
0000A170	00000000 00000000			9251+	DS	FD	gap		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000A178	00000000 00000000			9252+V10186	DS	XL16		V1 output	
0000A180	00000000 00000000								
0000A188	00000000 00000000			9253+ 9254+*	DS	FD		gap	
0000A190				9255+X186	DS	0F			
0000A190	B982 0011			9256+	XGR	R1,R1			
0000A194	4110 8E94		00001094	9257+	LA	R1,V1FUDGE		load v1 fudge	
0000A198	E711 0000 0006		00000000	9258+	VL	v1,0(R1)		use v21 to test decoder	
0000A19E	E310 5010 0014		00000010	9259+	LGF	R1,V2ADDR		load v2 source	
0000A1A4	E721 0000 0006		00000000	9260+	VL	v2,0(R1)		use v22 to test decoder	
0000A1AA	E310 5014 0014		00000014	9261+	LGF	R1,V3ADDR		load v3 source	
0000A1B0	E731 0000 0006		00000000	9262+	VL	v3,0(R1)		use v23 to test decoder	
0000A1B6	E310 5018 0014		00000018	9263+	LGF	R1,V4ADDR		load v4 source	
0000A1BC	E741 0000 0006		00000000	9264+	VL	v4,0(R1)		use v24 to test decoder	
0000A1C2				9267+	DS	0H		E788 VEVAL	
0000A1C2	E7			9268+	DC	X'E7'		- Vector Evaluate	
0000A1C3	12			9269+	DC	X'12'		v1, v2	
0000A1C4	30			9270+	DC	X'30'		v3, reserved	
0000A1C5	25			9271+	DC	HL1'37'		i5	
0000A1C6	40			9272+	DC	x'40'		v4, RXB	
0000A1C7	88			9273+	DC	X'88'			
0000A1C8	E710 5030 000E		0000A178	9275+	VST	V1,V10186		save v1 output	
0000A1CE	07FB			9276+	BR	R11		return	
0000A1D0				9277+RE186	DC	0F		xl16 expected result	
0000A1D0				9278+	DROP	R5			
0000A1D0	66666666 66666666			9279	DC	XL16'66666666 66666666	AAAAAAA 33333333'	result	
0000A1D8	AAAAAAA 33333333								
0000A1E0	33333333 55555555			9280	DC	XL16'33333333 55555555	66666666 99999999'	v2	
0000A1E8	66666666 99999999								
0000A1F0	77777777 BBBB BBBB			9281	DC	XL16'77777777 BBBB BBBB	DDDDDDDD EEEEEEEE'	v3	
0000A1F8	DDDDDDDD EEEEEEEE								
0000A200	AAAAAAA CCCCCCCC			9282	DC	XL16'AAAAAAA CCCCCCCC	33333333 55555555'	v4	
0000A208	33333333 55555555								
0000A210				9283					
0000A210				9284 * i5 = 38:	/*	00100 110 +++ */			
0000A210				9285	VRI_K	VEVAL,38			
0000A210		0000A210		9286+	DS	0FD			
0000A210	0000A258			9287+	USING	*,R5		base for test data and test routine	
0000A214	00BB			9288+T187	DC	A(X187)		address of test routine	
0000A216	00			9289+	DC	H'187'		test number	
0000A217	26			9290+	DC	X'00'			
0000A217				9291+	DC	HL1'38'		i5	
0000A218	E5C5E5C1 D3404040			9292+	DC	CL8'VEVAL'		instruction name	
0000A220	0000A2A8			9293+	DC	A(RE187+16)		address of v2 source	
0000A224	0000A2B8			9294+	DC	A(RE187+32)		address of v3 source	
0000A228	0000A2C8			9295+	DC	A(RE187+48)		address of v4 source	
0000A22C	00000010			9296+	DC	A(16)		result length	
0000A230	0000A298			9297+REA187	DC	A(RE187)		result address	
0000A238	00000000 00000000			9298+	DS	FD		gap	
0000A240	00000000 00000000			9299+V10187	DS	XL16		V1 output	
0000A248	00000000 00000000								
0000A250	00000000 00000000			9300+	DS	FD		gap	
0000A258				9301+*					
0000A258				9302+X187	DS	0F			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000A258	B982 0011			9303+	XGR	R1,R1			
0000A25C	4110 8E94		00001094	9304+	LA	R1,V1FUDGE	load v1 fudge		
0000A260	E711 0000 0006		00000000	9305+	VL	v1,0(R1)	use v21 to test decoder		
0000A266	E310 5010 0014		00000010	9306+	LGF	R1,V2ADDR	load v2 source		
0000A26C	E721 0000 0006		00000000	9307+	VL	v2,0(R1)	use v22 to test decoder		
0000A272	E310 5014 0014		00000014	9308+	LGF	R1,V3ADDR	load v3 source		
0000A278	E731 0000 0006		00000000	9309+	VL	v3,0(R1)	use v23 to test decoder		
0000A27E	E310 5018 0014		00000018	9310+	LGF	R1,V4ADDR	load v4 source		
0000A284	E741 0000 0006		00000000	9311+	VL	v4,0(R1)	use v24 to test decoder		
0000A28A				9314+	DS	0H	E788 VEVAL		
0000A28A	E7			9315+	DC	X'E7'	- Vector Evaluate		
0000A28B	12			9316+	DC	X'12'	v1, v2		
0000A28C	30			9317+	DC	X'30'	v3, reserved		
0000A28D	26			9318+	DC	HL1'38'	i5		
0000A28E	40			9319+	DC	x'40'	v4, RXB		
0000A28F	88			9320+	DC	X'88'			
0000A290	E710 5030 000E		0000A240	9322+	VST	V1,V10187	save v1 output		
0000A296	07FB			9323+	BR	R11	return		
0000A298				9324+RE187	DC	0F	xl16 expected result		
0000A298				9325+	DR0P	R5			
0000A298	22222222 44444444			9326	DC	XL16'22222222 44444444 99999999 22222222'	result		
0000A2A0	99999999 22222222								
0000A2A8	33333333 55555555			9327	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000A2B0	99999999 AAAAAAAA								
0000A2B8	11111111 22222222			9328	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000A2C0	44444444 88888888								
0000A2C8	FFFFFFFF EEEEEEEE			9329	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000A2D0	DDDDDDDD BBBBBBBB								
0000A2D8				9330					
0000A2D8				9331	VRI_K	VEVAL, 38			
0000A2D8		0000A2D8		9332+	DS	0FD			
0000A2D8	0000A320			9333+	USING	*,R5	base for test data and test routine		
0000A2DC	00BC			9334+T188	DC	A(X188)	address of test routine		
0000A2DE	00			9335+	DC	H'188'	test number		
0000A2DF	26			9336+	DC	X'00'			
0000A2DF				9337+	DC	HL1'38'	i5		
0000A2E0	E5C5E5C1 D3404040			9338+	DC	CL8'VEVAL'	instruction name		
0000A2E8	0000A370			9339+	DC	A(RE188+16)	address of v2 source		
0000A2EC	0000A380			9340+	DC	A(RE188+32)	address of v3 source		
0000A2F0	0000A390			9341+	DC	A(RE188+48)	address of v4 source		
0000A2F4	00000010			9342+	DC	A(16)	result length		
0000A2F8	0000A360			9343+REA188	DC	A(RE188)	result address		
0000A300	00000000 00000000			9344+	DS	FD	gap		
0000A308	00000000 00000000			9345+V10188	DS	XL16	V1 output		
0000A310	00000000 00000000								
0000A318	00000000 00000000			9346+	DS	FD	gap		
0000A320				9347+*					
0000A320				9348+X188	DS	0F			
0000A320	B982 0011			9349+	XGR	R1,R1			
0000A324	4110 8E94		00001094	9350+	LA	R1,V1FUDGE	load v1 fudge		
0000A328	E711 0000 0006		00000000	9351+	VL	v1,0(R1)	use v21 to test decoder		
0000A32E	E310 5010 0014		00000010	9352+	LGF	R1,V2ADDR	load v2 source		
0000A334	E721 0000 0006		00000000	9353+	VL	v2,0(R1)	use v22 to test decoder		
0000A33A	E310 5014 0014		00000014	9354+	LGF	R1,V3ADDR	load v3 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000A340	E731 0000 0006		00000000	9355+	VL	v3,0(R1)	use v23 to test decoder	
0000A346	E310 5018 0014		00000018	9356+	LGF	R1,V4ADDR	load v4 source	
0000A34C	E741 0000 0006		00000000	9357+	VL	v4,0(R1)	use v24 to test decoder	
0000A352				9360+	DS	0H	E788 VEVAL	
0000A352	E7			9361+	DC	X'E7'	- Vector Evaluate	
0000A353	12			9362+	DC	X'12'	v1, v2	
0000A354	30			9363+	DC	X'30'	v3, reserved	
0000A355	26			9364+	DC	HL1'38'	i5	
0000A356	40			9365+	DC	x'40'	v4, RXB	
0000A357	88			9366+	DC	X'88'		
0000A358	E710 5030 000E		0000A308	9368+	VST	V1,V10188	save v1 output	
0000A35E	07FB			9369+	BR	R11	return	
0000A360				9370+RE188	DC	0F	xl16 expected result	
0000A360				9371+	DROP	R5		
0000A360	55555555 77777777			9372	DC	XL16'55555555 77777777 EEEEEEEE BBBB BBBB'	result	
0000A368	EEEEEEEE BBBB BBBB							
0000A370	33333333 55555555			9373	DC	XL16'33333333 55555555 66666666 99999999'	v2	
0000A378	66666666 99999999							
0000A380	77777777 BBBB BBBB			9374	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
0000A388	DDDDDDDD EEEEEEEE							
0000A390	AAAAAAAA CCCCCCCC			9375	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000A398	33333333 55555555							
				9376				
				9377 * i5 = 39:	/*	00100 111 */		
				9378	VRI_K	VEVAL,39		
0000A3A0				9379+	DS	0FD		
0000A3A0		0000A3A0		9380+	USING	*,R5	base for test data and test routine	
0000A3A0	0000A3E8			9381+T189	DC	A(X189)	address of test routine	
0000A3A4	00BD			9382+	DC	H'189'	test number	
0000A3A6	00			9383+	DC	X'00'		
0000A3A7	27			9384+	DC	HL1'39'	i5	
0000A3A8	E5C5E5C1 D3404040			9385+	DC	CL8'VEVAL'	instruction name	
0000A3B0	0000A438			9386+	DC	A(RE189+16)	address of v2 source	
0000A3B4	0000A448			9387+	DC	A(RE189+32)	address of v3 source	
0000A3B8	0000A458			9388+	DC	A(RE189+48)	address of v4 source	
0000A3BC	00000010			9389+	DC	A(16)	result length	
0000A3C0	0000A428			9390+REA189	DC	A(RE189)	result address	
0000A3C8	00000000 00000000			9391+	DS	FD	gap	
0000A3D0	00000000 00000000			9392+V10189	DS	XL16	V1 output	
0000A3D8	00000000 00000000							
0000A3E0	00000000 00000000			9393+	DS	FD	gap	
				9394+*				
0000A3E8				9395+X189	DS	0F		
0000A3E8	B982 0011			9396+	XGR	R1,R1		
0000A3EC	4110 8E94		00001094	9397+	LA	R1,V1FUDGE	load v1 fudge	
0000A3F0	E711 0000 0006		00000000	9398+	VL	v1,0(R1)	use v21 to test decoder	
0000A3F6	E310 5010 0014		00000010	9399+	LGF	R1,V2ADDR	load v2 source	
0000A3FC	E721 0000 0006		00000000	9400+	VL	v2,0(R1)	use v22 to test decoder	
0000A402	E310 5014 0014		00000014	9401+	LGF	R1,V3ADDR	load v3 source	
0000A408	E731 0000 0006		00000000	9402+	VL	v3,0(R1)	use v23 to test decoder	
0000A40E	E310 5018 0014		00000018	9403+	LGF	R1,V4ADDR	load v4 source	
0000A414	E741 0000 0006		00000000	9404+	VL	v4,0(R1)	use v24 to test decoder	
0000A41A				9407+	DS	0H	E788 VEVAL	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000A41A	E7			9408+	DC	X'E7'	- Vector Evaluate
0000A41B	12			9409+	DC	X'12'	v1, v2
0000A41C	30			9410+	DC	X'30'	v3, reserved
0000A41D	27			9411+	DC	HL1'39'	i5
0000A41E	40			9412+	DC	x'40'	v4, RXB
0000A41F	88			9413+	DC	X'88'	
0000A420	E710 5030 000E		0000A3D0	9415+	VST	V1,V10189	save v1 output
0000A426	07FB			9416+	BR	R11	return
0000A428				9417+RE189	DC	0F	xl16 expected result
0000A428				9418+	DR0P	R5	
0000A428	33333333 44444444			9419	DC	XL16'33333333 44444444 99999999 AAAAAAAA'	result
0000A430	99999999 AAAAAAAA						
0000A438	33333333 55555555			9420	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
0000A440	99999999 AAAAAAAA						
0000A448	11111111 22222222			9421	DC	XL16'11111111 22222222 44444444 88888888'	v3
0000A450	44444444 88888888						
0000A458	FFFFFFFF EEEEEEEE			9422	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
0000A460	DDDDDDDD BBBB BBBB						
				9423			
				9424	VRI_K	VEVAL, 39	
0000A468				9425+	DS	0FD	
0000A468		0000A468		9426+	USING	*,R5	base for test data and test routine
0000A468	0000A4B0			9427+T190	DC	A(X190)	address of test routine
0000A46C	00BE			9428+	DC	H'190'	test number
0000A46E	00			9429+	DC	X'00'	
0000A46F	27			9430+	DC	HL1'39'	i5
0000A470	E5C5E5C1 D3404040			9431+	DC	CL8'VEVAL'	instruction name
0000A478	0000A500			9432+	DC	A(RE190+16)	address of v2 source
0000A47C	0000A510			9433+	DC	A(RE190+32)	address of v3 source
0000A480	0000A520			9434+	DC	A(RE190+48)	address of v4 source
0000A484	00000010			9435+	DC	A(16)	result length
0000A488	0000A4F0			9436+REA190	DC	A(RE190)	result address
0000A490	00000000 00000000			9437+	DS	FD	gap
0000A498	00000000 00000000			9438+V10190	DS	XL16	V1 output
0000A4A0	00000000 00000000						
0000A4A8	00000000 00000000			9439+	DS	FD	gap
				9440+*			
0000A4B0				9441+X190	DS	0F	
0000A4B0	B982 0011			9442+	XGR	R1,R1	
0000A4B4	4110 8E94		00001094	9443+	LA	R1,V1FUDGE	load v1 fudge
0000A4B8	E711 0000 0006		00000000	9444+	VL	v1,0(R1)	use v21 to test decoder
0000A4BE	E310 5010 0014		00000010	9445+	LGF	R1,V2ADDR	load v2 source
0000A4C4	E721 0000 0006		00000000	9446+	VL	v2,0(R1)	use v22 to test decoder
0000A4CA	E310 5014 0014		00000014	9447+	LGF	R1,V3ADDR	load v3 source
0000A4D0	E731 0000 0006		00000000	9448+	VL	v3,0(R1)	use v23 to test decoder
0000A4D6	E310 5018 0014		00000018	9449+	LGF	R1,V4ADDR	load v4 source
0000A4DC	E741 0000 0006		00000000	9450+	VL	v4,0(R1)	use v24 to test decoder
0000A4E2				9453+	DS	0H	E788 VEVAL
0000A4E2	E7			9454+	DC	X'E7'	- Vector Evaluate
0000A4E3	12			9455+	DC	X'12'	v1, v2
0000A4E4	30			9456+	DC	X'30'	v3, reserved
0000A4E5	27			9457+	DC	HL1'39'	i5
0000A4E6	40			9458+	DC	x'40'	v4, RXB
0000A4E7	88			9459+	DC	X'88'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000A4E8	E710 5030 000E		0000A498	9461+	VST	V1,V10190	save v1 output	
0000A4EE	07FB			9462+	BR	R11	return	
0000A4F0				9463+RE190	DC	0F	xl16 expected result	
0000A4F0				9464+	DR0P	R5		
0000A4F0	77777777 77777777			9465	DC	XL16'77777777 77777777 EEEEEEEE BBBBBBBB'	result	
0000A4F8	EEEEEEEE BBBBBBBB							
0000A500	33333333 55555555			9466	DC	XL16'33333333 55555555 66666666 99999999'	v2	
0000A508	66666666 99999999							
0000A510	77777777 BBBBBBBB			9467	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
0000A518	DDDDDDDD EEEEEEEE							
0000A520	AAAAAAAA CCCCCCCC			9468	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000A528	33333333 55555555							
				9469				
				9470				
				9471 * Row 5				
				9472 * i5 = 40:		/* 00101 000 +++ */		
				9473	VRI_K	VEVAL,40		
0000A530				9474+	DS	0FD		
0000A530		0000A530		9475+	USING	*,R5	base for test data and test routine	
0000A530	0000A578			9476+T191	DC	A(X191)	address of test routine	
0000A534	00BF			9477+	DC	H'191'	test number	
0000A536	00			9478+	DC	X'00'		
0000A537	28			9479+	DC	HL1'40'	i5	
0000A538	E5C5E5C1 D3404040			9480+	DC	CL8'VEVAL'	instruction name	
0000A540	0000A5C8			9481+	DC	A(RE191+16)	address of v2 source	
0000A544	0000A5D8			9482+	DC	A(RE191+32)	address of v3 source	
0000A548	0000A5E8			9483+	DC	A(RE191+48)	address of v4 source	
0000A54C	00000010			9484+	DC	A(16)	result length	
0000A550	0000A5B8			9485+REA191	DC	A(RE191)	result address	
0000A558	00000000 00000000			9486+	DS	FD	gap	
0000A560	00000000 00000000			9487+V10191	DS	XL16	V1 output	
0000A568	00000000 00000000							
0000A570	00000000 00000000			9488+	DS	FD	gap	
				9489+*				
0000A578				9490+X191	DS	0F		
0000A578	B982 0011			9491+	XGR	R1,R1		
0000A57C	4110 8E94		00001094	9492+	LA	R1,V1FUDGE	load v1 fudge	
0000A580	E711 0000 0006		00000000	9493+	VL	v1,0(R1)	use v21 to test decoder	
0000A586	E310 5010 0014		00000010	9494+	LGF	R1,V2ADDR	load v2 source	
0000A58C	E721 0000 0006		00000000	9495+	VL	v2,0(R1)	use v22 to test decoder	
0000A592	E310 5014 0014		00000014	9496+	LGF	R1,V3ADDR	load v3 source	
0000A598	E731 0000 0006		00000000	9497+	VL	v3,0(R1)	use v23 to test decoder	
0000A59E	E310 5018 0014		00000018	9498+	LGF	R1,V4ADDR	load v4 source	
0000A5A4	E741 0000 0006		00000000	9499+	VL	v4,0(R1)	use v24 to test decoder	
0000A5AA				9502+	DS	0H	E788 VEVAL	
0000A5AA	E7			9503+	DC	X'E7'	- Vector Evaluate	
0000A5AB	12			9504+	DC	X'12'	v1, v2	
0000A5AC	30			9505+	DC	X'30'	v3, reserved	
0000A5AD	28			9506+	DC	HL1'40'	i5	
0000A5AE	40			9507+	DC	x'40'	v4, RXB	
0000A5AF	88			9508+	DC	X'88'		
0000A5B0	E710 5030 000E		0000A560	9510+	VST	V1,V10191	save v1 output	
0000A5B6	07FB			9511+	BR	R11	return	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000A5B8				9512+RE191	DC	0F	xl16 expected result		
0000A5B8				9513+	DR0P	R5			
0000A5B8	00000000	11111111		9514	DC	XL16'	00000000	11111111	00000000 00000000' result
0000A5C0	00000000	00000000							
0000A5C8	33333333	55555555		9515	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
0000A5D0	99999999	AAAAAAA							
0000A5D8	11111111	22222222		9516	DC	XL16'	11111111	22222222	44444444 88888888' v3
0000A5E0	44444444	88888888							
0000A5E8	FFFFFFFF	EEEEEEEE		9517	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBB BBBB' v4
0000A5F0	DDDDDDDD	BBBBBBBB							
				9518					
0000A5F8				9519	VRI_K	VEVAL, 40			
0000A5F8			0000A5F8	9520+	DS	0FD			
0000A5F8	0000A640			9521+	USING	*, R5	base for test data and test routine		
0000A5FC	00C0			9522+T192	DC	A(X192)	address of test routine		
0000A5FE	00			9523+	DC	H'192'	test number		
0000A5FF	28			9524+	DC	X'00'			
0000A600	E5C5E5C1	D3404040		9525+	DC	HL1'40'	i5		
0000A608	0000A690			9526+	DC	CL8'VEVAL'	instruction name		
0000A60C	0000A6A0			9527+	DC	A(RE192+16)	address of v2 source		
0000A610	0000A6B0			9528+	DC	A(RE192+32)	address of v3 source		
0000A614	00000010			9529+	DC	A(RE192+48)	address of v4 source		
0000A618	0000A680			9530+	DC	A(16)	result length		
0000A618	0000A680			9531+REA192	DC	A(RE192)	result address		
0000A620	00000000	00000000		9532+	DS	FD	gap		
0000A628	00000000	00000000		9533+V10192	DS	XL16	V1 output		
0000A630	00000000	00000000							
0000A638	00000000	00000000		9534+	DS	FD	gap		
				9535+*					
0000A640				9536+X192	DS	0F			
0000A640	B982 0011			9537+	XGR	R1, R1			
0000A644	4110 8E94		00001094	9538+	LA	R1, V1FUDGE	load v1 fudge		
0000A648	E711 0000 0006		00000000	9539+	VL	v1, 0(R1)	use v21 to test decoder		
0000A64E	E310 5010 0014		00000010	9540+	LGF	R1, V2ADDR	load v2 source		
0000A654	E721 0000 0006		00000000	9541+	VL	v2, 0(R1)	use v22 to test decoder		
0000A65A	E310 5014 0014		00000014	9542+	LGF	R1, V3ADDR	load v3 source		
0000A660	E731 0000 0006		00000000	9543+	VL	v3, 0(R1)	use v23 to test decoder		
0000A666	E310 5018 0014		00000018	9544+	LGF	R1, V4ADDR	load v4 source		
0000A66C	E741 0000 0006		00000000	9545+	VL	v4, 0(R1)	use v24 to test decoder		
0000A672				9548+	DS	0H	E788 VEVAL		
0000A672	E7			9549+	DC	X'E7'	- Vector Evaluate		
0000A673	12			9550+	DC	X'12'	v1, v2		
0000A674	30			9551+	DC	X'30'	v3, reserved		
0000A675	28			9552+	DC	HL1'40'	i5		
0000A676	40			9553+	DC	x'40'	v4, RXB		
0000A677	88			9554+	DC	X'88'			
0000A678	E710 5030 000E		0000A628	9556+	VST	V1, V10192	save v1 output		
0000A67E	07FB			9557+	BR	R11	return		
0000A680				9558+RE192	DC	0F	xl16 expected result		
0000A680				9559+	DR0P	R5			
0000A680	44444444	22222222		9560	DC	XL16'	44444444	22222222	88888888 22222222' result
0000A688	88888888	22222222							
0000A690	33333333	55555555		9561	DC	XL16'	33333333	55555555	66666666 99999999' v2
0000A698	66666666	99999999							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000A6A0	77777777	BBBBBBBB		9562	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
0000A6A8	DDDDDDDD	EEEEEEEE							
0000A6B0	AAAAAAAA	CCCCCCCC		9563	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
0000A6B8	33333333	55555555							
				9564					
				9565	* i5 = 41:	/*	00101 001	+++	*/
				9566	VRI_K	VEVAL,	41		
0000A6C0				9567+	DS	0FD			
0000A6C0		0000A6C0		9568+	USING	*,R5			base for test data and test routine
0000A6C0	0000A708			9569+T193	DC	A(X193)			address of test routine
0000A6C4	00C1			9570+	DC	H'193'			test number
0000A6C6	00			9571+	DC	X'00'			
0000A6C7	29			9572+	DC	HL1'41'			i5
0000A6C8	E5C5E5C1	D3404040		9573+	DC	CL8'VEVAL'			instruction name
0000A6D0	0000A758			9574+	DC	A(RE193+16)			address of v2 source
0000A6D4	0000A768			9575+	DC	A(RE193+32)			address of v3 source
0000A6D8	0000A778			9576+	DC	A(RE193+48)			address of v4 source
0000A6DC	00000010			9577+	DC	A(16)			result length
0000A6E0	0000A748			9578+REA193	DC	A(RE193)			result address
0000A6E8	00000000	00000000		9579+	DS	FD			gap
0000A6F0	00000000	00000000		9580+V10193	DS	XL16			V1 output
0000A6F8	00000000	00000000							
0000A700	00000000	00000000		9581+	DS	FD			gap
				9582+*					
0000A708				9583+X193	DS	0F			
0000A708	B982 0011			9584+	XGR	R1,R1			
0000A70C	4110 8E94		00001094	9585+	LA	R1,V1FUDGE			load v1 fudge
0000A710	E711 0000 0006		00000000	9586+	VL	v1,0(R1)			use v21 to test decoder
0000A716	E310 5010 0014		00000010	9587+	LGF	R1,V2ADDR			load v2 source
0000A71C	E721 0000 0006		00000000	9588+	VL	v2,0(R1)			use v22 to test decoder
0000A722	E310 5014 0014		00000014	9589+	LGF	R1,V3ADDR			load v3 source
0000A728	E731 0000 0006		00000000	9590+	VL	v3,0(R1)			use v23 to test decoder
0000A72E	E310 5018 0014		00000018	9591+	LGF	R1,V4ADDR			load v4 source
0000A734	E741 0000 0006		00000000	9592+	VL	v4,0(R1)			use v24 to test decoder
0000A73A				9595+	DS	0H			E788 VEVAL
0000A73A	E7			9596+	DC	X'E7'			- Vector Evaluate
0000A73B	12			9597+	DC	X'12'			v1, v2
0000A73C	30			9598+	DC	X'30'			v3, reserved
0000A73D	29			9599+	DC	HL1'41'			i5
0000A73E	40			9600+	DC	x'40'			v4, RXB
0000A73F	88			9601+	DC	X'88'			
0000A740	E710 5030 000E		0000A6F0	9603+	VST	V1,V10193			save v1 output
0000A746	07FB			9604+	BR	R11			return
0000A748				9605+RE193	DC	0F			xl16 expected result
0000A748				9606+	DROP	R5			
0000A748	11111111	11111111		9607	DC	XL16'	11111111	11111111	00000000 88888888' result
0000A750	00000000	88888888							
0000A758	33333333	55555555		9608	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
0000A760	99999999	AAAAAAAA							
0000A768	11111111	22222222		9609	DC	XL16'	11111111	22222222	44444444 88888888' v3
0000A770	44444444	88888888							
0000A778	FFFFFFFF	EEEEEEEE		9610	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBBBBBB' v4
0000A780	DDDDDDDD	BBBBBBBB							
				9611					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000A788				9612	VRI_K	VEVAL, 41			
0000A788				9613+	DS	0FD			
0000A788		0000A788		9614+	USING	*, R5		base for test data and test routine	
0000A788	0000A7D0			9615+T194	DC	A(X194)		address of test routine	
0000A78C	00C2			9616+	DC	H'194'		test number	
0000A78E	00			9617+	DC	X'00'			
0000A78F	29			9618+	DC	HL1'41'		i5	
0000A790	E5C5E5C1 D3404040			9619+	DC	CL8'VEVAL'		instruction name	
0000A798	0000A820			9620+	DC	A(RE194+16)		address of v2 source	
0000A79C	0000A830			9621+	DC	A(RE194+32)		address of v3 source	
0000A7A0	0000A840			9622+	DC	A(RE194+48)		address of v4 source	
0000A7A4	00000010			9623+	DC	A(16)		result length	
0000A7A8	0000A810			9624+REA194	DC	A(RE194)		result address	
0000A7B0	00000000 00000000			9625+	DS	FD		gap	
0000A7B8	00000000 00000000			9626+V10194	DS	XL16		V1 output	
0000A7C0	00000000 00000000								
0000A7C8	00000000 00000000			9627+	DS	FD		gap	
				9628+*					
0000A7D0				9629+X194	DS	0F			
0000A7D0	B982 0011			9630+	XGR	R1, R1			
0000A7D4	4110 8E94		00001094	9631+	LA	R1, V1FUDGE		load v1 fudge	
0000A7D8	E711 0000 0006		00000000	9632+	VL	v1, 0(R1)		use v21 to test decoder	
0000A7DE	E310 5010 0014		00000010	9633+	LGF	R1, V2ADDR		load v2 source	
0000A7E4	E721 0000 0006		00000000	9634+	VL	v2, 0(R1)		use v22 to test decoder	
0000A7EA	E310 5014 0014		00000014	9635+	LGF	R1, V3ADDR		load v3 source	
0000A7F0	E731 0000 0006		00000000	9636+	VL	v3, 0(R1)		use v23 to test decoder	
0000A7F6	E310 5018 0014		00000018	9637+	LGF	R1, V4ADDR		load v4 source	
0000A7FC	E741 0000 0006		00000000	9638+	VL	v4, 0(R1)		use v24 to test decoder	
0000A802				9641+	DS	0H		E788 VEVAL	
0000A802	E7			9642+	DC	X'E7'		- Vector Evaluate	
0000A803	12			9643+	DC	X'12'		v1, v2	
0000A804	30			9644+	DC	X'30'		v3, reserved	
0000A805	29			9645+	DC	HL1'41'		i5	
0000A806	40			9646+	DC	x'40'		v4, RXB	
0000A807	88			9647+	DC	X'88'			
0000A808	E710 5030 000E		0000A7B8	9649+	VST	V1, V10194		save v1 output	
0000A80E	07FB			9650+	BR	R11		return	
0000A810				9651+RE194	DC	0F		xl16 expected result	
0000A810				9652+	DROP	R5			
0000A810	66666666 22222222			9653	DC	XL16'66666666 22222222 88888888 22222222'		result	
0000A818	88888888 22222222								
0000A820	33333333 55555555			9654	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000A828	66666666 99999999								
0000A830	77777777 BBBB BBBB			9655	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
0000A838	DDDDDDDD EEEEEEEE								
0000A840	AAAAAAAA CCCCCCCC			9656	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
0000A848	33333333 55555555								
				9657					
				9658 * i5 = 42:	/*	00101 010 +++ */			
				9659	VRI_K	VEVAL, 42			
0000A850				9660+	DS	0FD			
0000A850		0000A850		9661+	USING	*, R5		base for test data and test routine	
0000A850	0000A898			9662+T195	DC	A(X195)		address of test routine	
0000A854	00C3			9663+	DC	H'195'		test number	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000A856	00			9664+	DC	X'00'			
0000A857	2A			9665+	DC	HL1'42'	i5		
0000A858	E5C5E5C1 D3404040			9666+	DC	CL8'VEVAL'	instruction name		
0000A860	0000A8E8			9667+	DC	A(RE195+16)	address of v2 source		
0000A864	0000A8F8			9668+	DC	A(RE195+32)	address of v3 source		
0000A868	0000A908			9669+	DC	A(RE195+48)	address of v4 source		
0000A86C	00000010			9670+	DC	A(16)	result length		
0000A870	0000A8D8			9671+REA195	DC	A(RE195)	result address		
0000A878	00000000 00000000			9672+	DS	FD	gap		
0000A880	00000000 00000000			9673+V10195	DS	XL16	V1 output		
0000A888	00000000 00000000								
0000A890	00000000 00000000			9674+	DS	FD	gap		
				9675+*					
0000A898				9676+X195	DS	0F			
0000A898	B982 0011			9677+	XGR	R1,R1			
0000A89C	4110 8E94		00001094	9678+	LA	R1,V1FUDGE	load v1 fudge		
0000A8A0	E711 0000 0006		00000000	9679+	VL	v1,0(R1)	use v21 to test decoder		
0000A8A6	E310 5010 0014		00000010	9680+	LGF	R1,V2ADDR	load v2 source		
0000A8AC	E721 0000 0006		00000000	9681+	VL	v2,0(R1)	use v22 to test decoder		
0000A8B2	E310 5014 0014		00000014	9682+	LGF	R1,V3ADDR	load v3 source		
0000A8B8	E731 0000 0006		00000000	9683+	VL	v3,0(R1)	use v23 to test decoder		
0000A8BE	E310 5018 0014		00000018	9684+	LGF	R1,V4ADDR	load v4 source		
0000A8C4	E741 0000 0006		00000000	9685+	VL	v4,0(R1)	use v24 to test decoder		
0000A8CA				9688+	DS	0H	E788 VEVAL		
0000A8CA	E7			9689+	DC	X'E7'	- Vector Evaluate		
0000A8CB	12			9690+	DC	X'12'	v1, v2		
0000A8CC	30			9691+	DC	X'30'	v3, reserved		
0000A8CD	2A			9692+	DC	HL1'42'	i5		
0000A8CE	40			9693+	DC	x'40'	v4, RXB		
0000A8CF	88			9694+	DC	X'88'			
0000A8D0	E710 5030 000E		0000A880	9696+	VST	V1,V10195	save v1 output		
0000A8D6	07FB			9697+	BR	R11	return		
0000A8D8				9698+RE195	DC	0F	xl16 expected result		
0000A8D8				9699+	DROP	R5			
0000A8D8	00000000 11111111			9700	DC	XL16'00000000 11111111 00000000 00000000'	result		
0000A8E0	00000000 00000000								
0000A8E8	33333333 55555555			9701	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000A8F0	99999999 AAAAAAAA								
0000A8F8	11111111 22222222			9702	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000A900	44444444 88888888								
0000A908	FFFFFFFF EEEEEEEE			9703	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
0000A910	DDDDDDDD BBBB BBBB								
				9704					
				9705	VRI_K	VEVAL, 42			
0000A918				9706+	DS	0FD			
0000A918		0000A918		9707+	USING	*,R5	base for test data and test routine		
0000A918	0000A960			9708+T196	DC	A(X196)	address of test routine		
0000A91C	00C4			9709+	DC	H'196'	test number		
0000A91E	00			9710+	DC	X'00'			
0000A91F	2A			9711+	DC	HL1'42'	i5		
0000A920	E5C5E5C1 D3404040			9712+	DC	CL8'VEVAL'	instruction name		
0000A928	0000A9B0			9713+	DC	A(RE196+16)	address of v2 source		
0000A92C	0000A9C0			9714+	DC	A(RE196+32)	address of v3 source		
0000A930	0000A9D0			9715+	DC	A(RE196+48)	address of v4 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000A934	00000010			9716+	DC	A(16)	result length		
0000A938	0000A9A0			9717+REA196	DC	A(RE196)	result address		
0000A940	00000000 00000000			9718+	DS	FD	gap		
0000A948	00000000 00000000			9719+V10196	DS	XL16	V1 output		
0000A950	00000000 00000000								
0000A958	00000000 00000000			9720+	DS	FD	gap		
				9721+*					
0000A960				9722+X196	DS	0F			
0000A960	B982 0011			9723+	XGR	R1,R1			
0000A964	4110 8E94		00001094	9724+	LA	R1,V1FUDGE	load v1 fudge		
0000A968	E711 0000 0006		00000000	9725+	VL	v1,0(R1)	use v21 to test decoder		
0000A96E	E310 5010 0014		00000010	9726+	LGF	R1,V2ADDR	load v2 source		
0000A974	E721 0000 0006		00000000	9727+	VL	v2,0(R1)	use v22 to test decoder		
0000A97A	E310 5014 0014		00000014	9728+	LGF	R1,V3ADDR	load v3 source		
0000A980	E731 0000 0006		00000000	9729+	VL	v3,0(R1)	use v23 to test decoder		
0000A986	E310 5018 0014		00000018	9730+	LGF	R1,V4ADDR	load v4 source		
0000A98C	E741 0000 0006		00000000	9731+	VL	v4,0(R1)	use v24 to test decoder		
0000A992				9734+	DS	0H	E788 VEVAL		
0000A992	E7			9735+	DC	X'E7'	- Vector Evaluate		
0000A993	12			9736+	DC	X'12'	v1, v2		
0000A994	30			9737+	DC	X'30'	v3, reserved		
0000A995	2A			9738+	DC	HL1'42'	i5		
0000A996	40			9739+	DC	x'40'	v4, RXB		
0000A997	88			9740+	DC	X'88'			
0000A998	E710 5030 000E		0000A948	9742+	VST	V1,V10196	save v1 output		
0000A99E	07FB			9743+	BR	R11	return		
0000A9A0				9744+RE196	DC	0F	xl16 expected result		
0000A9A0				9745+	DROP	R5			
0000A9A0	55555555 33333333			9746	DC	XL16'55555555 33333333 CCCCCCCC AAAAAAAA'	result		
0000A9A8	CCCCCCCC AAAAAAAA								
0000A9B0	33333333 55555555			9747	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000A9B8	66666666 99999999								
0000A9C0	77777777 BBBB BBBB			9748	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000A9C8	DDDDDDDD EEEEEEEE								
0000A9D0	AAAAAAAA CCCCCCCC			9749	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000A9D8	33333333 55555555								
				9750					
				9751 * i5 = 43:	/*	00101 011 +++ */			
				9752	VRI_K	VEVAL,43			
0000A9E0				9753+	DS	0FD			
0000A9E0		0000A9E0		9754+	USING	*,R5	base for test data and test routine		
0000A9E0	0000AA28			9755+T197	DC	A(X197)	address of test routine		
0000A9E4	00C5			9756+	DC	H'197'	test number		
0000A9E6	00			9757+	DC	X'00'			
0000A9E7	2B			9758+	DC	HL1'43'	i5		
0000A9E8	E5C5E5C1 D3404040			9759+	DC	CL8'VEVAL'	instruction name		
0000A9F0	0000AA78			9760+	DC	A(RE197+16)	address of v2 source		
0000A9F4	0000AA88			9761+	DC	A(RE197+32)	address of v3 source		
0000A9F8	0000AA98			9762+	DC	A(RE197+48)	address of v4 source		
0000A9FC	00000010			9763+	DC	A(16)	result length		
0000AA00	0000AA68			9764+REA197	DC	A(RE197)	result address		
0000AA08	00000000 00000000			9765+	DS	FD	gap		
0000AA10	00000000 00000000			9766+V10197	DS	XL16	V1 output		
0000AA18	00000000 00000000								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000AA20	00000000 00000000			9767+ 9768+*	DS	FD	gap		
0000AA28				9769+X197	DS	0F			
0000AA28	B982 0011			9770+	XGR	R1, R1			
0000AA2C	4110 8E94		00001094	9771+	LA	R1, V1FUDGE	load v1 fudge		
0000AA30	E711 0000 0006		00000000	9772+	VL	v1, 0(R1)	use v21 to test decoder		
0000AA36	E310 5010 0014		00000010	9773+	LGF	R1, V2ADDR	load v2 source		
0000AA3C	E721 0000 0006		00000000	9774+	VL	v2, 0(R1)	use v22 to test decoder		
0000AA42	E310 5014 0014		00000014	9775+	LGF	R1, V3ADDR	load v3 source		
0000AA48	E731 0000 0006		00000000	9776+	VL	v3, 0(R1)	use v23 to test decoder		
0000AA4E	E310 5018 0014		00000018	9777+	LGF	R1, V4ADDR	load v4 source		
0000AA54	E741 0000 0006		00000000	9778+	VL	v4, 0(R1)	use v24 to test decoder		
0000AA5A				9781+	DS	0H	E788 VEVAL		
0000AA5A	E7			9782+	DC	X'E7'	- Vector Evaluate		
0000AA5B	12			9783+	DC	X'12'	v1, v2		
0000AA5C	30			9784+	DC	X'30'	v3, reserved		
0000AA5D	2B			9785+	DC	HL1'43'	i5		
0000AA5E	40			9786+	DC	x'40'	v4, RXB		
0000AA5F	88			9787+	DC	X'88'			
0000AA60	E710 5030 000E		0000AA10	9789+	VST	V1, V10197	save v1 output		
0000AA66	07FB			9790+	BR	R11	return		
0000AA68				9791+RE197	DC	0F	xl16 expected result		
0000AA68				9792+	DROP	R5			
0000AA68	11111111 11111111			9793	DC	XL16'11111111 11111111 00000000 88888888'	result		
0000AA70	00000000 88888888								
0000AA78	33333333 55555555			9794	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000AA80	99999999 AAAAAAAA								
0000AA88	11111111 22222222			9795	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000AA90	44444444 88888888								
0000AA98	FFFFFFFF EEEEEEEE			9796	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
0000AAA0	DDDDDDDD BBBB BBBB								
				9797					
				9798	VRI_K	VEVAL, 43			
0000AAA8				9799+	DS	0FD			
0000AAA8		0000AAA8		9800+	USING	*, R5	base for test data and test routine		
0000AAA8	0000AAF0			9801+T198	DC	A(X198)	address of test routine		
0000AAAC	00C6			9802+	DC	H'198'	test number		
0000AAAE	00			9803+	DC	X'00'			
0000AAAF	2B			9804+	DC	HL1'43'	i5		
0000AAB0	E5C5E5C1 D3404040			9805+	DC	CL8'VEVAL'	instruction name		
0000AAB8	0000AB40			9806+	DC	A(RE198+16)	address of v2 source		
0000AABC	0000AB50			9807+	DC	A(RE198+32)	address of v3 source		
0000AAC0	0000AB60			9808+	DC	A(RE198+48)	address of v4 source		
0000AAC4	00000010			9809+	DC	A(16)	result length		
0000AAC8	0000AB30			9810+REA198	DC	A(RE198)	result address		
0000AAD0	00000000 00000000			9811+	DS	FD	gap		
0000AAD8	00000000 00000000			9812+V10198	DS	XL16	V1 output		
0000AAE0	00000000 00000000								
0000AAE8	00000000 00000000			9813+	DS	FD	gap		
				9814+*					
0000AAF0				9815+X198	DS	0F			
0000AAF0	B982 0011			9816+	XGR	R1, R1			
0000AAF4	4110 8E94		00001094	9817+	LA	R1, V1FUDGE	load v1 fudge		
0000AAF8	E711 0000 0006		00000000	9818+	VL	v1, 0(R1)	use v21 to test decoder		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000AAFE	E310 5010 0014		00000010	9819+	LGF	R1,V2ADDR	load v2 source	
0000AB04	E721 0000 0006		00000000	9820+	VL	v2,0(R1)	use v22 to test decoder	
0000AB0A	E310 5014 0014		00000014	9821+	LGF	R1,V3ADDR	load v3 source	
0000AB10	E731 0000 0006		00000000	9822+	VL	v3,0(R1)	use v23 to test decoder	
0000AB16	E310 5018 0014		00000018	9823+	LGF	R1,V4ADDR	load v4 source	
0000AB1C	E741 0000 0006		00000000	9824+	VL	v4,0(R1)	use v24 to test decoder	
0000AB22				9827+	DS	0H	E788 VEVAL	
0000AB22	E7			9828+	DC	X'E7'	- Vector Evaluate	
0000AB23	12			9829+	DC	X'12'	v1, v2	
0000AB24	30			9830+	DC	X'30'	v3, reserved	
0000AB25	2B			9831+	DC	HL1'43'	i5	
0000AB26	40			9832+	DC	x'40'	v4, RXB	
0000AB27	88			9833+	DC	X'88'		
0000AB28	E710 5030 000E		0000AAD8	9835+	VST	V1,V10198	save v1 output	
0000AB2E	07FB			9836+	BR	R11	return	
0000AB30				9837+RE198	DC	0F	xl16 expected result	
0000AB30				9838+	DROP	R5		
0000AB30	77777777 33333333			9839	DC	XL16'77777777 33333333 CCCCCCCC AAAAAAAA'	result	
0000AB38	CCCCCCCC AAAAAAAA							
0000AB40	33333333 55555555			9840	DC	XL16'33333333 55555555 66666666 99999999'	v2	
0000AB48	66666666 99999999							
0000AB50	77777777 BBBB BBBB			9841	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
0000AB58	DDDDDDDD EEEEEEEE							
0000AB60	AAAAAAAA CCCCCCCC			9842	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000AB68	33333333 55555555							
				9843				
				9844 * i5 = 44:		/* 00101 100 +++ */		
0000AB70				9845	VRI_K	VEVAL,44		
0000AB70		0000AB70		9846+	DS	0FD		
0000AB70	0000ABB8			9847+	USING	*,R5	base for test data and test routine	
0000AB74	00C7			9848+T199	DC	A(X199)	address of test routine	
0000AB76	00			9849+	DC	H'199'	test number	
0000AB77	2C			9850+	DC	X'00'		
0000AB78	E5C5E5C1 D3404040			9851+	DC	HL1'44'	i5	
0000AB80	0000AC08			9852+	DC	CL8'VEVAL'	instruction name	
0000AB84	0000AC18			9853+	DC	A(RE199+16)	address of v2 source	
0000AB88	0000AC28			9854+	DC	A(RE199+32)	address of v3 source	
0000AB8C	00000010			9855+	DC	A(RE199+48)	address of v4 source	
0000AB90	0000ABF8			9856+	DC	A(16)	result length	
0000AB98	00000000 00000000			9857+REA199	DC	A(RE199)	result address	
0000ABA0	00000000 00000000			9858+	DS	FD	gap	
0000ABA8	00000000 00000000			9859+V10199	DS	XL16	V1 output	
0000ABB0	00000000 00000000			9860+	DS	FD	gap	
				9861+*				
0000ABB8				9862+X199	DS	0F		
0000ABB8	B982 0011			9863+	XGR	R1,R1		
0000ABBC	4110 8E94		00001094	9864+	LA	R1,V1FUDGE	load v1 fudge	
0000ABC0	E711 0000 0006		00000000	9865+	VL	v1,0(R1)	use v21 to test decoder	
0000ABC6	E310 5010 0014		00000010	9866+	LGF	R1,V2ADDR	load v2 source	
0000ABCC	E721 0000 0006		00000000	9867+	VL	v2,0(R1)	use v22 to test decoder	
0000ABD2	E310 5014 0014		00000014	9868+	LGF	R1,V3ADDR	load v3 source	
0000ABD8	E731 0000 0006		00000000	9869+	VL	v3,0(R1)	use v23 to test decoder	
0000ABDE	E310 5018 0014		00000018	9870+	LGF	R1,V4ADDR	load v4 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000ABE4	E741 0000 0006		00000000	9871+	VL	v4,0(R1)	use v24 to test decoder		
0000ABEA				9874+	DS	0H	E788 VEVAL		
0000ABEA	E7			9875+	DC	X'E7'	- Vector Evaluate		
0000ABEB	12			9876+	DC	X'12'	v1, v2		
0000ABEC	30			9877+	DC	X'30'	v3, reserved		
0000ABED	2C			9878+	DC	HL1'44'	i5		
0000ABEE	40			9879+	DC	x'40'	v4, RXB		
0000ABEF	88			9880+	DC	X'88'			
0000ABF0	E710 5030 000E		0000ABA0	9882+	VST	V1,V10199	save v1 output		
0000ABF6	07FB			9883+	BR	R11	return		
0000ABF8				9884+RE199	DC	0F	xl16 expected result		
0000ABF8				9885+	DR0P	R5			
0000ABF8	22222222 55555555			9886	DC	XL16'22222222 55555555 99999999 22222222'	result		
0000AC00	99999999 22222222								
0000AC08	33333333 55555555			9887	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000AC10	99999999 AAAAAAAA								
0000AC18	11111111 22222222			9888	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000AC20	44444444 88888888								
0000AC28	FFFFFFFF EEEEEEEE			9889	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000AC30	DDDDDDDD BBBBBBBB								
				9890					
0000AC38				9891	VRI_K	VEVAL, 44			
0000AC38		0000AC38		9892+	DS	0FD			
0000AC38	0000AC80			9893+	USING	*,R5	base for test data and test routine		
0000AC3C	00C8			9894+T200	DC	A(X200)	address of test routine		
0000AC3E	00			9895+	DC	H'200'	test number		
0000AC3F	2C			9896+	DC	X'00'			
0000AC40	E5C5E5C1 D3404040			9897+	DC	HL1'44'	i5		
0000AC48	0000ACD0			9898+	DC	CL8'VEVAL'	instruction name		
0000AC4C	0000ACE0			9899+	DC	A(RE200+16)	address of v2 source		
0000AC50	0000ACF0			9900+	DC	A(RE200+32)	address of v3 source		
0000AC54	00000010			9901+	DC	A(RE200+48)	address of v4 source		
0000AC58	0000ACC0			9902+	DC	A(16)	result length		
0000AC60	00000000 00000000			9903+REA200	DC	A(RE200)	result address		
0000AC68	00000000 00000000			9904+	DS	FD	gap		
0000AC70	00000000 00000000			9905+V10200	DS	XL16	V1 output		
0000AC78	00000000 00000000								
				9906+	DS	FD	gap		
				9907+*					
0000AC80				9908+X200	DS	0F			
0000AC80	B982 0011			9909+	XGR	R1,R1			
0000AC84	4110 8E94		00001094	9910+	LA	R1,V1FUDGE	load v1 fudge		
0000AC88	E711 0000 0006		00000000	9911+	VL	v1,0(R1)	use v21 to test decoder		
0000AC8E	E310 5010 0014		00000010	9912+	LGF	R1,V2ADDR	load v2 source		
0000AC94	E721 0000 0006		00000000	9913+	VL	v2,0(R1)	use v22 to test decoder		
0000AC9A	E310 5014 0014		00000014	9914+	LGF	R1,V3ADDR	load v3 source		
0000ACA0	E731 0000 0006		00000000	9915+	VL	v3,0(R1)	use v23 to test decoder		
0000ACA6	E310 5018 0014		00000018	9916+	LGF	R1,V4ADDR	load v4 source		
0000ACAC	E741 0000 0006		00000000	9917+	VL	v4,0(R1)	use v24 to test decoder		
0000ACB2				9920+	DS	0H	E788 VEVAL		
0000ACB2	E7			9921+	DC	X'E7'	- Vector Evaluate		
0000ACB3	12			9922+	DC	X'12'	v1, v2		
0000ACB4	30			9923+	DC	X'30'	v3, reserved		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000ACB5	2C			9924+	DC	HL1'44'	i5		
0000ACB6	40			9925+	DC	x'40'	v4, RXB		
0000ACB7	88			9926+	DC	X'88'			
0000ACB8	E710 5030 000E		0000AC68	9928+	VST	V1,V10200	save v1 output		
0000ACBE	07FB			9929+	BR	R11	return		
0000ACC0				9930+RE200	DC	0F	xl16 expected result		
0000ACC0				9931+	DR0P	R5			
0000ACC0	44444444 66666666			9932	DC	XL16'44444444 66666666	AAAAAAAA 33333333'	result	
0000ACC8	AAAAAAAA 33333333								
0000ACD0	33333333 55555555			9933	DC	XL16'33333333 55555555	66666666 99999999'	v2	
0000ACD8	66666666 99999999								
0000ACE0	77777777 BBBB BBBB			9934	DC	XL16'77777777 BBBB BBBB	DDDDDDDD EEEEEEEE'	v3	
0000ACE8	DDDDDDDD EEEEEEEE								
0000ACF0	AAAAAAAA CCCCCCCC			9935	DC	XL16'AAAAAAAA CCCCCCCC	33333333 55555555'	v4	
0000ACF8	33333333 55555555								
				9936					
				9937 * i5 = 45:	/*	00101 101 +++ */			
0000AD00				9938	VRI_K	VEVAL,45			
0000AD00		0000AD00		9939+	DS	0FD			
0000AD00	0000AD48			9940+	USING	*,R5	base for test data and test routine		
0000AD04	00C9			9941+T201	DC	A(X201)	address of test routine		
0000AD06	00			9942+	DC	H'201'	test number		
0000AD07	2D			9943+	DC	X'00'			
0000AD08	E5C5E5C1 D3404040			9944+	DC	HL1'45'	i5		
0000AD10	0000AD98			9945+	DC	CL8'VEVAL'	instruction name		
0000AD14	0000ADA8			9946+	DC	A(RE201+16)	address of v2 source		
0000AD18	0000ADB8			9947+	DC	A(RE201+32)	address of v3 source		
0000AD1C	00000010			9948+	DC	A(RE201+48)	address of v4 source		
0000AD20	0000AD88			9949+	DC	A(16)	result length		
0000AD28	00000000 00000000			9950+REA201	DC	A(RE201)	result address		
0000AD30	00000000 00000000			9951+	DS	FD	gap		
0000AD38	00000000 00000000			9952+V10201	DS	XL16	V1 output		
0000AD40	00000000 00000000								
				9953+	DS	FD	gap		
0000AD48				9954+*					
0000AD48	B982 0011			9955+X201	DS	0F			
0000AD4C	4110 8E94		00001094	9956+	XGR	R1,R1			
0000AD50	E711 0000 0006		00000000	9957+	LA	R1,V1FUDGE	load v1 fudge		
0000AD56	E310 5010 0014		00000010	9958+	VL	v1,0(R1)	use v21 to test decoder		
0000AD5C	E721 0000 0006		00000000	9959+	LGF	R1,V2ADDR	load v2 source		
0000AD62	E310 5014 0014		00000014	9960+	VL	v2,0(R1)	use v22 to test decoder		
0000AD68	E731 0000 0006		00000000	9961+	LGF	R1,V3ADDR	load v3 source		
0000AD6E	E310 5018 0014		00000018	9962+	VL	v3,0(R1)	use v23 to test decoder		
0000AD74	E741 0000 0006		00000000	9963+	LGF	R1,V4ADDR	load v4 source		
				9964+	VL	v4,0(R1)	use v24 to test decoder		
0000AD7A				9967+	DS	0H	E788 VEVAL		
0000AD7A	E7			9968+	DC	X'E7'	- Vector Evaluate		
0000AD7B	12			9969+	DC	X'12'	v1, v2		
0000AD7C	30			9970+	DC	X'30'	v3, reserved		
0000AD7D	2D			9971+	DC	HL1'45'	i5		
0000AD7E	40			9972+	DC	x'40'	v4, RXB		
0000AD7F	88			9973+	DC	X'88'			
0000AD80	E710 5030 000E		0000AD30	9975+	VST	V1,V10201	save v1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000AD86	07FB			9976+	BR	R11	return		
0000AD88				9977+RE201	DC	0F	xl16 expected result		
0000AD88				9978+	DR0P	R5			
0000AD88	33333333 55555555			9979	DC	XL16 '33333333 55555555 99999999 AAAAAAAA'	result		
0000AD90	99999999 AAAAAAAA								
0000AD98	33333333 55555555			9980	DC	XL16 '33333333 55555555 99999999 AAAAAAAA'	v2		
0000ADA0	99999999 AAAAAAAA								
0000ADA8	11111111 22222222			9981	DC	XL16 '11111111 22222222 44444444 88888888'	v3		
0000ADB0	44444444 88888888								
0000ADB8	FFFFFFFF EEEEEEEE			9982	DC	XL16 'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000ADC0	DDDDDDDD BBBBBBBB								
0000ADC8				9983					
0000ADC8				9984	VRI_K	VEVAL, 45			
0000ADC8		0000ADC8		9985+	DS	0FD			
0000ADC8	0000AE10			9986+	USING	*, R5	base for test data and test routine		
0000ADCC	00CA			9987+T202	DC	A(X202)	address of test routine		
0000ADCE	00			9988+	DC	H'202'	test number		
0000ADCF	2D			9989+	DC	X'00'			
0000ADD0	E5C5E5C1 D3404040			9990+	DC	HL1'45'	i5		
0000ADD8	0000AE60			9991+	DC	CL8'VEVAL'	instruction name		
0000ADD8	0000AE60			9992+	DC	A(RE202+16)	address of v2 source		
0000ADD8	0000AE70			9993+	DC	A(RE202+32)	address of v3 source		
0000ADE0	0000AE80			9994+	DC	A(RE202+48)	address of v4 source		
0000ADE4	00000010			9995+	DC	A(16)	result length		
0000ADE8	0000AE50			9996+REA202	DC	A(RE202)	result address		
0000ADF0	00000000 00000000			9997+	DS	FD	gap		
0000ADF8	00000000 00000000			9998+V10202	DS	XL16	V1 output		
0000AE00	00000000 00000000								
0000AE08	00000000 00000000			9999+	DS	FD	gap		
0000AE10				10000+*					
0000AE10	B982 0011			10001+X202	DS	0F			
0000AE10	B982 0011			10002+	XGR	R1, R1			
0000AE14	4110 8E94		00001094	10003+	LA	R1, V1FUDGE	load v1 fudge		
0000AE18	E711 0000 0006		00000000	10004+	VL	v1, 0(R1)	use v21 to test decoder		
0000AE1E	E310 5010 0014		00000010	10005+	LGF	R1, V2ADDR	load v2 source		
0000AE24	E721 0000 0006		00000000	10006+	VL	v2, 0(R1)	use v22 to test decoder		
0000AE2A	E310 5014 0014		00000014	10007+	LGF	R1, V3ADDR	load v3 source		
0000AE30	E731 0000 0006		00000000	10008+	VL	v3, 0(R1)	use v23 to test decoder		
0000AE36	E310 5018 0014		00000018	10009+	LGF	R1, V4ADDR	load v4 source		
0000AE3C	E741 0000 0006		00000000	10010+	VL	v4, 0(R1)	use v24 to test decoder		
0000AE42				10013+	DS	0H	E788 VEVAL		
0000AE42	E7			10014+	DC	X'E7'	- Vector Evaluate		
0000AE43	12			10015+	DC	X'12'	v1, v2		
0000AE44	30			10016+	DC	X'30'	v3, reserved		
0000AE45	2D			10017+	DC	HL1'45'	i5		
0000AE46	40			10018+	DC	x'40'	v4, RXB		
0000AE47	88			10019+	DC	X'88'			
0000AE48	E710 5030 000E		0000ADF8	10021+	VST	V1, V10202	save v1 output		
0000AE4E	07FB			10022+	BR	R11	return		
0000AE50				10023+RE202	DC	0F	xl16 expected result		
0000AE50				10024+	DR0P	R5			
0000AE50	66666666 66666666			10025	DC	XL16 '66666666 66666666 AAAAAAAA 33333333'	result		
0000AE58	AAAAAAA 33333333								
0000AE60	33333333 55555555			10026	DC	XL16 '33333333 55555555 66666666 99999999'	v2		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000AE68	66666666	99999999							
0000AE70	77777777	BBBBBBBB		10027	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
0000AE78	DDDDDDDD	EEEEEEEE							
0000AE80	AAAAAAAA	CCCCCCCC		10028	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
0000AE88	33333333	55555555							
				10029					
				10030	*	i5 =	46:	/*	00101 110 +++ */
				10031	VRI_K		VEVAL,	46	
0000AE90				10032+	DS		0FD		
0000AE90			0000AE90	10033+	USING	*	R5		base for test data and test routine
0000AE90	0000AED8			10034+T203	DC	A(X203)			address of test routine
0000AE94	00CB			10035+	DC	H'203'			test number
0000AE96	00			10036+	DC	X'00'			
0000AE97	2E			10037+	DC	HL1'46'			i5
0000AE98	E5C5E5C1	D3404040		10038+	DC	CL8'VEVAL'			instruction name
0000AEA0	0000AF28			10039+	DC	A(RE203+16)			address of v2 source
0000AEA4	0000AF38			10040+	DC	A(RE203+32)			address of v3 source
0000AEA8	0000AF48			10041+	DC	A(RE203+48)			address of v4 source
0000AEAC	00000010			10042+	DC	A(16)			result length
0000AEB0	0000AF18			10043+REA203	DC	A(RE203)			result address
0000AEB8	00000000	00000000		10044+	DS	FD			gap
0000AEC0	00000000	00000000		10045+V10203	DS	XL16			V1 output
0000AEC8	00000000	00000000							
0000AED0	00000000	00000000		10046+	DS	FD			gap
				10047+*					
0000AED8				10048+X203	DS	0F			
0000AED8	B982	0011		10049+	XGR	R1,R1			
0000AEDC	4110	8E94	00001094	10050+	LA	R1,V1FUDGE			load v1 fudge
0000AEE0	E711	0000	0006	10051+	VL	v1,0(R1)			use v21 to test decoder
0000AEE6	E310	5010	0014	10052+	LGF	R1,V2ADDR			load v2 source
0000AEEC	E721	0000	0006	10053+	VL	v2,0(R1)			use v22 to test decoder
0000AEF2	E310	5014	0014	10054+	LGF	R1,V3ADDR			load v3 source
0000AEF8	E731	0000	0006	10055+	VL	v3,0(R1)			use v23 to test decoder
0000AEFE	E310	5018	0014	10056+	LGF	R1,V4ADDR			load v4 source
0000AF04	E741	0000	0006	10057+	VL	v4,0(R1)			use v24 to test decoder
0000AF0A				10060+	DS	0H			E788 VEVAL
0000AF0A	E7			10061+	DC	X'E7'			- Vector Evaluate
0000AF0B	12			10062+	DC	X'12'			v1, v2
0000AF0C	30			10063+	DC	X'30'			v3, reserved
0000AF0D	2E			10064+	DC	HL1'46'			i5
0000AF0E	40			10065+	DC	x'40'			v4, RXB
0000AF0F	88			10066+	DC	X'88'			
0000AF10	E710	5030	000E	10068+	VST	V1,V10203			save v1 output
0000AF16	07FB		0000AEC0	10069+	BR	R11			return
0000AF18				10070+RE203	DC	0F			xl16 expected result
0000AF18				10071+	DROP	R5			
0000AF18	22222222	55555555		10072	DC	XL16'	22222222	55555555	99999999 22222222' result
0000AF20	99999999	22222222							
0000AF28	33333333	55555555		10073	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
0000AF30	99999999	AAAAAAAA							
0000AF38	11111111	22222222		10074	DC	XL16'	11111111	22222222	44444444 88888888' v3
0000AF40	44444444	88888888							
0000AF48	FFFFFFFF	EEEEEEEE		10075	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBBBBBB' v4
0000AF50	DDDDDDDD	BBBBBBBB							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				10076					
				10077	VRI_K	VEVAL, 46			
0000AF58				10078+	DS	0FD			
0000AF58		0000AF58		10079+	USING	*, R5			base for test data and test routine
0000AF58	0000AFA0			10080+T204	DC	A(X204)			address of test routine
0000AF5C	00CC			10081+	DC	H'204'			test number
0000AF5E	00			10082+	DC	X'00'			
0000AF5F	2E			10083+	DC	HL1'46'			i5
0000AF60	E5C5E5C1 D3404040			10084+	DC	CL8'VEVAL'			instruction name
0000AF68	0000AFF0			10085+	DC	A(RE204+16)			address of v2 source
0000AF6C	0000B000			10086+	DC	A(RE204+32)			address of v3 source
0000AF70	0000B010			10087+	DC	A(RE204+48)			address of v4 source
0000AF74	00000010			10088+	DC	A(16)			result length
0000AF78	0000AFE0			10089+REA204	DC	A(RE204)			result address
0000AF80	00000000 00000000			10090+	DS	FD			gap
0000AF88	00000000 00000000			10091+V10204	DS	XL16			V1 output
0000AF90	00000000 00000000								
0000AF98	00000000 00000000			10092+	DS	FD			gap
				10093+*					
0000AFA0				10094+X204	DS	0F			
0000AFA0	B982 0011			10095+	XGR	R1, R1			
0000AFA4	4110 8E94		00001094	10096+	LA	R1, V1FUDGE			load v1 fudge
0000AFA8	E711 0000 0006		00000000	10097+	VL	v1, 0(R1)			use v21 to test decoder
0000AFAE	E310 5010 0014		00000010	10098+	LGF	R1, V2ADDR			load v2 source
0000AFB4	E721 0000 0006		00000000	10099+	VL	v2, 0(R1)			use v22 to test decoder
0000AFBA	E310 5014 0014		00000014	10100+	LGF	R1, V3ADDR			load v3 source
0000AFC0	E731 0000 0006		00000000	10101+	VL	v3, 0(R1)			use v23 to test decoder
0000AFC6	E310 5018 0014		00000018	10102+	LGF	R1, V4ADDR			load v4 source
0000AFCC	E741 0000 0006		00000000	10103+	VL	v4, 0(R1)			use v24 to test decoder
0000AFD2				10106+	DS	0H			E788 VEVAL
0000AFD2	E7			10107+	DC	X'E7'			- Vector Evaluate
0000AFD3	12			10108+	DC	X'12'			v1, v2
0000AFD4	30			10109+	DC	X'30'			v3, reserved
0000AFD5	2E			10110+	DC	HL1'46'			i5
0000AFD6	40			10111+	DC	x'40'			v4, RXB
0000AFD7	88			10112+	DC	X'88'			
0000AFD8	E710 5030 000E		0000AF88	10114+	VST	V1, V10204			save v1 output
0000AFDE	07FB			10115+	BR	R11			return
0000AFE0				10116+RE204	DC	0F			xl16 expected result
0000AFE0				10117+	DROP	R5			
0000AFE0	55555555 77777777			10118	DC	XL16'55555555 77777777 EEEEEEEE BBBB BBBB'			result
0000AFE8	EEEEEEEE BBBB BBBB								
0000AFF0	33333333 55555555			10119	DC	XL16'33333333 55555555 66666666 99999999'			v2
0000AFF8	66666666 99999999								
0000B000	77777777 BBBB BBBB			10120	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'			v3
0000B008	DDDDDDDD EEEEEEEE								
0000B010	AAAAAAAA CCCCCCCC			10121	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'			v4
0000B018	33333333 55555555								
				10122					
				10123 * i5 = 47:	/*	00101 111 +++ */			
				10124	VRI_K	VEVAL, 47			
0000B020				10125+	DS	0FD			
0000B020		0000B020		10126+	USING	*, R5			base for test data and test routine
0000B020	0000B068			10127+T205	DC	A(X205)			address of test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000B024	00CD			10128+	DC	H'205'	test number	
0000B026	00			10129+	DC	X'00'		
0000B027	2F			10130+	DC	HL1'47'	i5	
0000B028	E5C5E5C1 D3404040			10131+	DC	CL8'VEVAL'	instruction name	
0000B030	0000B0B8			10132+	DC	A(RE205+16)	address of v2 source	
0000B034	0000B0C8			10133+	DC	A(RE205+32)	address of v3 source	
0000B038	0000B0D8			10134+	DC	A(RE205+48)	address of v4 source	
0000B03C	00000010			10135+	DC	A(16)	result length	
0000B040	0000B0A8			10136+REA205	DC	A(RE205)	result address	
0000B048	00000000 00000000			10137+	DS	FD	gap	
0000B050	00000000 00000000			10138+V10205	DS	XL16	V1 output	
0000B058	00000000 00000000							
0000B060	00000000 00000000			10139+	DS	FD	gap	
				10140+*				
0000B068				10141+X205	DS	0F		
0000B068	B982 0011			10142+	XGR	R1,R1		
0000B06C	4110 8E94		00001094	10143+	LA	R1,V1FUDGE	load v1 fudge	
0000B070	E711 0000 0006		00000000	10144+	VL	v1,0(R1)	use v21 to test decoder	
0000B076	E310 5010 0014		00000010	10145+	LGF	R1,V2ADDR	load v2 source	
0000B07C	E721 0000 0006		00000000	10146+	VL	v2,0(R1)	use v22 to test decoder	
0000B082	E310 5014 0014		00000014	10147+	LGF	R1,V3ADDR	load v3 source	
0000B088	E731 0000 0006		00000000	10148+	VL	v3,0(R1)	use v23 to test decoder	
0000B08E	E310 5018 0014		00000018	10149+	LGF	R1,V4ADDR	load v4 source	
0000B094	E741 0000 0006		00000000	10150+	VL	v4,0(R1)	use v24 to test decoder	
0000B09A				10153+	DS	0H	E788 VEVAL	
0000B09A	E7			10154+	DC	X'E7'	- Vector Evaluate	
0000B09B	12			10155+	DC	X'12'	v1, v2	
0000B09C	30			10156+	DC	X'30'	v3, reserved	
0000B09D	2F			10157+	DC	HL1'47'	i5	
0000B09E	40			10158+	DC	x'40'	v4, RXB	
0000B09F	88			10159+	DC	X'88'		
0000B0A0	E710 5030 000E		0000B050	10161+	VST	V1,V10205	save v1 output	
0000B0A6	07FB			10162+	BR	R11	return	
0000B0A8				10163+RE205	DC	0F	xl16 expected result	
0000B0A8				10164+	DROP	R5		
0000B0A8	33333333 55555555			10165	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	result	
0000B0B0	99999999 AAAAAAAA							
0000B0B8	33333333 55555555			10166	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
0000B0C0	99999999 AAAAAAAA							
0000B0C8	11111111 22222222			10167	DC	XL16'11111111 22222222 44444444 88888888'	v3	
0000B0D0	44444444 88888888							
0000B0D8	FFFFFFFF EEEEEEEE			10168	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
0000B0E0	DDDDDDDD BBBB BBBB							
				10169				
				10170	VRI_K	VEVAL, 47		
0000B0E8				10171+	DS	0FD		
0000B0E8		0000B0E8		10172+	USING	*,R5	base for test data and test routine	
0000B0E8	0000B130			10173+T206	DC	A(X206)	address of test routine	
0000B0EC	00CE			10174+	DC	H'206'	test number	
0000B0EE	00			10175+	DC	X'00'		
0000B0EF	2F			10176+	DC	HL1'47'	i5	
0000B0F0	E5C5E5C1 D3404040			10177+	DC	CL8'VEVAL'	instruction name	
0000B0F8	0000B180			10178+	DC	A(RE206+16)	address of v2 source	
0000B0FC	0000B190			10179+	DC	A(RE206+32)	address of v3 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000B100	0000B1A0			10180+	DC	A(RE206+48)	address of v4 source	
0000B104	00000010			10181+	DC	A(16)	result length	
0000B108	0000B170			10182+REA206	DC	A(RE206)	result address	
0000B110	00000000 00000000			10183+	DS	FD	gap	
0000B118	00000000 00000000			10184+V10206	DS	XL16	V1 output	
0000B120	00000000 00000000							
0000B128	00000000 00000000			10185+	DS	FD	gap	
				10186+*				
0000B130				10187+X206	DS	0F		
0000B130	B982 0011			10188+	XGR	R1,R1		
0000B134	4110 8E94		00001094	10189+	LA	R1,V1FUDGE	load v1 fudge	
0000B138	E711 0000 0006		00000000	10190+	VL	v1,0(R1)	use v21 to test decoder	
0000B13E	E310 5010 0014		00000010	10191+	LGF	R1,V2ADDR	load v2 source	
0000B144	E721 0000 0006		00000000	10192+	VL	v2,0(R1)	use v22 to test decoder	
0000B14A	E310 5014 0014		00000014	10193+	LGF	R1,V3ADDR	load v3 source	
0000B150	E731 0000 0006		00000000	10194+	VL	v3,0(R1)	use v23 to test decoder	
0000B156	E310 5018 0014		00000018	10195+	LGF	R1,V4ADDR	load v4 source	
0000B15C	E741 0000 0006		00000000	10196+	VL	v4,0(R1)	use v24 to test decoder	
0000B162				10199+	DS	0H	E788 VEVAL	
0000B162	E7			10200+	DC	X'E7'	- Vector Evaluate	
0000B163	12			10201+	DC	X'12'	v1, v2	
0000B164	30			10202+	DC	X'30'	v3, reserved	
0000B165	2F			10203+	DC	HL1'47'	i5	
0000B166	40			10204+	DC	x'40'	v4, RXB	
0000B167	88			10205+	DC	X'88'		
0000B168	E710 5030 000E		0000B118	10207+	VST	V1,V10206	save v1 output	
0000B16E	07FB			10208+	BR	R11	return	
0000B170				10209+RE206	DC	0F	xl16 expected result	
0000B170				10210+	DROP	R5		
0000B170	77777777 77777777			10211	DC	XL16'77777777 77777777 EEEEEEEE BBBB BBBB'	result	
0000B178	EEEEEEEE BBBB BBBB							
0000B180	33333333 55555555			10212	DC	XL16'33333333 55555555 66666666 99999999'	v2	
0000B188	66666666 99999999							
0000B190	77777777 BBBB BBBB			10213	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
0000B198	DDDDDDDD EEEEEEEE							
0000B1A0	AAAAAAAA CCCCCCCC			10214	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000B1A8	33333333 55555555							
				10215				
				10216				
				10217 * Row 6				
				10218 * i5 = 48:		/* 00110 000 */		
				10219	VRI_K	VEVAL,48		
0000B1B0				10220+	DS	0FD		
0000B1B0		0000B1B0		10221+	USING	*,R5	base for test data and test routine	
0000B1B0	0000B1F8			10222+T207	DC	A(X207)	address of test routine	
0000B1B4	00CF			10223+	DC	H'207'	test number	
0000B1B6	00			10224+	DC	X'00'		
0000B1B7	30			10225+	DC	HL1'48'	i5	
0000B1B8	E5C5E5C1 D3404040			10226+	DC	CL8'VEVAL'	instruction name	
0000B1C0	0000B248			10227+	DC	A(RE207+16)	address of v2 source	
0000B1C4	0000B258			10228+	DC	A(RE207+32)	address of v3 source	
0000B1C8	0000B268			10229+	DC	A(RE207+48)	address of v4 source	
0000B1CC	00000010			10230+	DC	A(16)	result length	
0000B1D0	0000B238			10231+REA207	DC	A(RE207)	result address	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000B1D8	00000000 00000000			10232+	DS	FD	gap	
0000B1E0	00000000 00000000			10233+V10207	DS	XL16	V1 output	
0000B1E8	00000000 00000000							
0000B1F0	00000000 00000000			10234+	DS	FD	gap	
				10235+*				
0000B1F8				10236+X207	DS	0F		
0000B1F8	B982 0011			10237+	XGR	R1, R1		
0000B1FC	4110 8E94		00001094	10238+	LA	R1, V1FUDGE	load v1 fudge	
0000B200	E711 0000 0006		00000000	10239+	VL	v1, 0(R1)	use v21 to test decoder	
0000B206	E310 5010 0014		00000010	10240+	LGF	R1, V2ADDR	load v2 source	
0000B20C	E721 0000 0006		00000000	10241+	VL	v2, 0(R1)	use v22 to test decoder	
0000B212	E310 5014 0014		00000014	10242+	LGF	R1, V3ADDR	load v3 source	
0000B218	E731 0000 0006		00000000	10243+	VL	v3, 0(R1)	use v23 to test decoder	
0000B21E	E310 5018 0014		00000018	10244+	LGF	R1, V4ADDR	load v4 source	
0000B224	E741 0000 0006		00000000	10245+	VL	v4, 0(R1)	use v24 to test decoder	
0000B22A				10248+	DS	0H	E788 VEVAL	
0000B22A	E7			10249+	DC	X'E7'	- Vector Evaluate	
0000B22B	12			10250+	DC	X'12'	v1, v2	
0000B22C	30			10251+	DC	X'30'	v3, reserved	
0000B22D	30			10252+	DC	HL1'48'	i5	
0000B22E	40			10253+	DC	x'40'	v4, RXB	
0000B22F	88			10254+	DC	X'88'		
0000B230	E710 5030 000E		0000B1E0	10256+	VST	V1, V10207	save v1 output	
0000B236	07FB			10257+	BR	R11	return	
0000B238				10258+RE207	DC	0F	xl16 expected result	
0000B238				10259+	DROP	R5		
0000B238	00000000 22222222			10260	DC	XL16'00000000 22222222 44444444 00000000'	result	
0000B240	44444444 00000000							
0000B248	33333333 55555555			10261	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
0000B250	99999999 AAAAAAAA							
0000B258	11111111 22222222			10262	DC	XL16'11111111 22222222 44444444 88888888'	v3	
0000B260	44444444 88888888							
0000B268	FFFFFFFF EEEEEEEE			10263	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
0000B270	DDDDDDDD BBBBBBBB							
				10264				
				10265	VRI_K	VEVAL, 48		
0000B278				10266+	DS	0FD		
0000B278		0000B278		10267+	USING	*, R5	base for test data and test routine	
0000B278	0000B2C0			10268+T208	DC	A(X208)	address of test routine	
0000B27C	00D0			10269+	DC	H'208'	test number	
0000B27E	00			10270+	DC	X'00'		
0000B27F	30			10271+	DC	HL1'48'	i5	
0000B280	E5C5E5C1 D3404040			10272+	DC	CL8'VEVAL'	instruction name	
0000B288	0000B310			10273+	DC	A(RE208+16)	address of v2 source	
0000B28C	0000B320			10274+	DC	A(RE208+32)	address of v3 source	
0000B290	0000B330			10275+	DC	A(RE208+48)	address of v4 source	
0000B294	00000010			10276+	DC	A(16)	result length	
0000B298	0000B300			10277+REA208	DC	A(RE208)	result address	
0000B2A0	00000000 00000000			10278+	DS	FD	gap	
0000B2A8	00000000 00000000			10279+V10208	DS	XL16	V1 output	
0000B2B0	00000000 00000000							
0000B2B8	00000000 00000000			10280+	DS	FD	gap	
				10281+*				
0000B2C0				10282+X208	DS	0F		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000B2C0	B982 0011			10283+	XGR	R1,R1			
0000B2C4	4110 8E94		00001094	10284+	LA	R1,V1FUDGE	load v1 fudge		
0000B2C8	E711 0000 0006		00000000	10285+	VL	v1,0(R1)	use v21 to test decoder		
0000B2CE	E310 5010 0014		00000010	10286+	LGF	R1,V2ADDR	load v2 source		
0000B2D4	E721 0000 0006		00000000	10287+	VL	v2,0(R1)	use v22 to test decoder		
0000B2DA	E310 5014 0014		00000014	10288+	LGF	R1,V3ADDR	load v3 source		
0000B2E0	E731 0000 0006		00000000	10289+	VL	v3,0(R1)	use v23 to test decoder		
0000B2E6	E310 5018 0014		00000018	10290+	LGF	R1,V4ADDR	load v4 source		
0000B2EC	E741 0000 0006		00000000	10291+	VL	v4,0(R1)	use v24 to test decoder		
0000B2F2				10294+	DS	0H	E788 VEVAL		
0000B2F2	E7			10295+	DC	X'E7'	- Vector Evaluate		
0000B2F3	12			10296+	DC	X'12'	v1, v2		
0000B2F4	30			10297+	DC	X'30'	v3, reserved		
0000B2F5	30			10298+	DC	HL1'48'	i5		
0000B2F6	40			10299+	DC	x'40'	v4, RXB		
0000B2F7	88			10300+	DC	X'88'			
0000B2F8	E710 5030 000E		0000B2A8	10302+	VST	V1,V10208	save v1 output		
0000B2FE	07FB			10303+	BR	R11	return		
0000B300				10304+RE208	DC	0F	xl16 expected result		
0000B300				10305+	DROP	R5			
0000B300	44444444 AAAAAAAA			10306	DC	XL16'44444444 AAAAAAAA 99999999 66666666'	result		
0000B308	99999999 66666666								
0000B310	33333333 55555555			10307	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000B318	66666666 99999999								
0000B320	77777777 BBBB BBBB			10308	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000B328	DDDDDDDD EEEEEEEE								
0000B330	AAAAAAA CCCCCC			10309	DC	XL16'AAAAAAA CCCCCC 33333333 55555555'	v4		
0000B338	33333333 55555555								
				10310					
				10311 * i5 = 49:		/* 00110 001 +++ */			
				10312	VRI_K	VEVAL,49			
0000B340				10313+	DS	0FD			
0000B340		0000B340		10314+	USING	*,R5	base for test data and test routine		
0000B340	0000B388			10315+T209	DC	A(X209)	address of test routine		
0000B344	00D1			10316+	DC	H'209'	test number		
0000B346	00			10317+	DC	X'00'			
0000B347	31			10318+	DC	HL1'49'	i5		
0000B348	E5C5E5C1 D3404040			10319+	DC	CL8'VEVAL'	instruction name		
0000B350	0000B3D8			10320+	DC	A(RE209+16)	address of v2 source		
0000B354	0000B3E8			10321+	DC	A(RE209+32)	address of v3 source		
0000B358	0000B3F8			10322+	DC	A(RE209+48)	address of v4 source		
0000B35C	00000010			10323+	DC	A(16)	result length		
0000B360	0000B3C8			10324+REA209	DC	A(RE209)	result address		
0000B368	00000000 00000000			10325+	DS	FD	gap		
0000B370	00000000 00000000			10326+V10209	DS	XL16	V1 output		
0000B378	00000000 00000000								
0000B380	00000000 00000000			10327+	DS	FD	gap		
				10328+*					
0000B388				10329+X209	DS	0F			
0000B388	B982 0011			10330+	XGR	R1,R1			
0000B38C	4110 8E94		00001094	10331+	LA	R1,V1FUDGE	load v1 fudge		
0000B390	E711 0000 0006		00000000	10332+	VL	v1,0(R1)	use v21 to test decoder		
0000B396	E310 5010 0014		00000010	10333+	LGF	R1,V2ADDR	load v2 source		
0000B39C	E721 0000 0006		00000000	10334+	VL	v2,0(R1)	use v22 to test decoder		

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
0000B3A2	E310	5014	0014	00000014	10335+	LGF	R1,V3ADDR	load v3 source	
0000B3A8	E731	0000	0006	00000000	10336+	VL	v3,0(R1)	use v23 to test decoder	
0000B3AE	E310	5018	0014	00000018	10337+	LGF	R1,V4ADDR	load v4 source	
0000B3B4	E741	0000	0006	00000000	10338+	VL	v4,0(R1)	use v24 to test decoder	
0000B3BA					10341+	DS	0H	E788 VEVAL	
0000B3BA	E7				10342+	DC	X'E7'	- Vector Evaluate	
0000B3BB	12				10343+	DC	X'12'	v1, v2	
0000B3BC	30				10344+	DC	X'30'	v3, reserved	
0000B3BD	31				10345+	DC	HL1'49'	i5	
0000B3BE	40				10346+	DC	x'40'	v4, RXB	
0000B3BF	88				10347+	DC	X'88'		
0000B3C0	E710	5030	000E	0000B370	10349+	VST	V1,V10209	save v1 output	
0000B3C6	07FB				10350+	BR	R11	return	
0000B3C8					10351+RE209	DC	0F	xl16 expected result	
0000B3C8					10352+	DR0P	R5		
0000B3C8	11111111	22222222			10353	DC	XL16'11111111 22222222 44444444 88888888'	result	
0000B3D0	44444444	88888888							
0000B3D8	33333333	55555555			10354	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
0000B3E0	99999999	AAAAAAA							
0000B3E8	11111111	22222222			10355	DC	XL16'11111111 22222222 44444444 88888888'	v3	
0000B3F0	44444444	88888888							
0000B3F8	FFFFFFFF	EEEEEEEE			10356	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
0000B400	DDDDDDDD	BBBBBBBB							
					10357				
					10358	VRI_K	VEVAL,49		
0000B408					10359+	DS	0FD		
0000B408			0000B408		10360+	USING	*,R5	base for test data and test routine	
0000B408	0000B450				10361+T210	DC	A(X210)	address of test routine	
0000B40C	00D2				10362+	DC	H'210'	test number	
0000B40E	00				10363+	DC	X'00'		
0000B40F	31				10364+	DC	HL1'49'	i5	
0000B410	E5C5E5C1	D3404040			10365+	DC	CL8'VEVAL'	instruction name	
0000B418	0000B4A0				10366+	DC	A(RE210+16)	address of v2 source	
0000B41C	0000B4B0				10367+	DC	A(RE210+32)	address of v3 source	
0000B420	0000B4C0				10368+	DC	A(RE210+48)	address of v4 source	
0000B424	00000010				10369+	DC	A(16)	result length	
0000B428	0000B490				10370+REA210	DC	A(RE210)	result address	
0000B430	00000000	00000000			10371+	DS	FD	gap	
0000B438	00000000	00000000			10372+V10210	DS	XL16	V1 output	
0000B440	00000000	00000000							
0000B448	00000000	00000000			10373+	DS	FD	gap	
					10374+*				
0000B450					10375+X210	DS	0F		
0000B450	B982	0011			10376+	XGR	R1,R1		
0000B454	4110	8E94		00001094	10377+	LA	R1,V1FUDGE	load v1 fudge	
0000B458	E711	0000	0006	00000000	10378+	VL	v1,0(R1)	use v21 to test decoder	
0000B45E	E310	5010	0014	00000010	10379+	LGF	R1,V2ADDR	load v2 source	
0000B464	E721	0000	0006	00000000	10380+	VL	v2,0(R1)	use v22 to test decoder	
0000B46A	E310	5014	0014	00000014	10381+	LGF	R1,V3ADDR	load v3 source	
0000B470	E731	0000	0006	00000000	10382+	VL	v3,0(R1)	use v23 to test decoder	
0000B476	E310	5018	0014	00000018	10383+	LGF	R1,V4ADDR	load v4 source	
0000B47C	E741	0000	0006	00000000	10384+	VL	v4,0(R1)	use v24 to test decoder	
0000B482					10387+	DS	0H	E788 VEVAL	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000B482	E7			10388+	DC	X'E7'	- Vector Evaluate
0000B483	12			10389+	DC	X'12'	v1, v2
0000B484	30			10390+	DC	X'30'	v3, reserved
0000B485	31			10391+	DC	HL1'49'	i5
0000B486	40			10392+	DC	x'40'	v4, RXB
0000B487	88			10393+	DC	X'88'	
0000B488	E710 5030 000E		0000B438	10395+	VST	V1,V10210	save v1 output
0000B48E	07FB			10396+	BR	R11	return
0000B490				10397+RE210	DC	0F	xl16 expected result
0000B490				10398+	DROP	R5	
0000B490	66666666 AAAAAAAA			10399	DC	XL16'66666666 AAAAAAAA 99999999 66666666'	result
0000B498	99999999 66666666						
0000B4A0	33333333 55555555			10400	DC	XL16'33333333 55555555 66666666 99999999'	v2
0000B4A8	66666666 99999999						
0000B4B0	77777777 BBBB BBBB			10401	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
0000B4B8	DDDDDDDD EEEEEEEE						
0000B4C0	AAAAAAA CCCCCCCC			10402	DC	XL16'AAAAAAA CCCCCCCC 33333333 55555555'	v4
0000B4C8	33333333 55555555						
				10403			
				10404 * i5 = 50:		/* 00110 010 +++ */	
				10405	VRI_K	VEVAL,50	
0000B4D0				10406+	DS	0FD	
0000B4D0		0000B4D0		10407+	USING	*,R5	base for test data and test routine
0000B4D0	0000B518			10408+T211	DC	A(X211)	address of test routine
0000B4D4	00D3			10409+	DC	H'211'	test number
0000B4D6	00			10410+	DC	X'00'	
0000B4D7	32			10411+	DC	HL1'50'	i5
0000B4D8	E5C5E5C1 D3404040			10412+	DC	CL8'VEVAL'	instruction name
0000B4E0	0000B568			10413+	DC	A(RE211+16)	address of v2 source
0000B4E4	0000B578			10414+	DC	A(RE211+32)	address of v3 source
0000B4E8	0000B588			10415+	DC	A(RE211+48)	address of v4 source
0000B4EC	00000010			10416+	DC	A(16)	result length
0000B4F0	0000B558			10417+REA211	DC	A(RE211)	result address
0000B4F8	00000000 00000000			10418+	DS	FD	gap
0000B500	00000000 00000000			10419+V10211	DS	XL16	V1 output
0000B508	00000000 00000000						
0000B510	00000000 00000000			10420+	DS	FD	gap
				10421+*			
0000B518				10422+X211	DS	0F	
0000B518	B982 0011			10423+	XGR	R1,R1	
0000B51C	4110 8E94		00001094	10424+	LA	R1,V1FUDGE	load v1 fudge
0000B520	E711 0000 0006		00000000	10425+	VL	v1,0(R1)	use v21 to test decoder
0000B526	E310 5010 0014		00000010	10426+	LGF	R1,V2ADDR	load v2 source
0000B52C	E721 0000 0006		00000000	10427+	VL	v2,0(R1)	use v22 to test decoder
0000B532	E310 5014 0014		00000014	10428+	LGF	R1,V3ADDR	load v3 source
0000B538	E731 0000 0006		00000000	10429+	VL	v3,0(R1)	use v23 to test decoder
0000B53E	E310 5018 0014		00000018	10430+	LGF	R1,V4ADDR	load v4 source
0000B544	E741 0000 0006		00000000	10431+	VL	v4,0(R1)	use v24 to test decoder
0000B54A				10434+	DS	0H	E788 VEVAL
0000B54A	E7			10435+	DC	X'E7'	- Vector Evaluate
0000B54B	12			10436+	DC	X'12'	v1, v2
0000B54C	30			10437+	DC	X'30'	v3, reserved
0000B54D	32			10438+	DC	HL1'50'	i5
0000B54E	40			10439+	DC	x'40'	v4, RXB

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000B54F	88			10440+	DC	X'88'			
0000B550	E710 5030 000E		0000B500	10442+	VST	V1,V10211	save v1 output		
0000B556	07FB			10443+	BR	R11	return		
0000B558				10444+RE211	DC	0F	xl16 expected result		
0000B558				10445+	DROP	R5			
0000B558	00000000 22222222			10446	DC	XL16'00000000 22222222 44444444 00000000'	result		
0000B560	44444444 00000000								
0000B568	33333333 55555555			10447	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000B570	99999999 AAAAAAAA								
0000B578	11111111 22222222			10448	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000B580	44444444 88888888								
0000B588	FFFFFFFF EEEEEEEE			10449	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000B590	DDDDDDDD BBBBBBBB								
				10450					
				10451	VRI_K	VEVAL, 50			
0000B598				10452+	DS	0FD			
0000B598		0000B598		10453+	USING	*,R5	base for test data and test routine		
0000B598	0000B5E0			10454+T212	DC	A(X212)	address of test routine		
0000B59C	00D4			10455+	DC	H'212'	test number		
0000B59E	00			10456+	DC	X'00'			
0000B59F	32			10457+	DC	HL1'50'	i5		
0000B5A0	E5C5E5C1 D3404040			10458+	DC	CL8'VEVAL'	instruction name		
0000B5A8	0000B630			10459+	DC	A(RE212+16)	address of v2 source		
0000B5AC	0000B640			10460+	DC	A(RE212+32)	address of v3 source		
0000B5B0	0000B650			10461+	DC	A(RE212+48)	address of v4 source		
0000B5B4	00000010			10462+	DC	A(16)	result length		
0000B5B8	0000B620			10463+REA212	DC	A(RE212)	result address		
0000B5C0	00000000 00000000			10464+	DS	FD	gap		
0000B5C8	00000000 00000000			10465+V10212	DS	XL16	V1 output		
0000B5D0	00000000 00000000								
0000B5D8	00000000 00000000			10466+	DS	FD	gap		
				10467+*					
0000B5E0				10468+X212	DS	0F			
0000B5E0	B982 0011			10469+	XGR	R1,R1			
0000B5E4	4110 8E94		00001094	10470+	LA	R1,V1FUDGE	load v1 fudge		
0000B5E8	E711 0000 0006		00000000	10471+	VL	v1,0(R1)	use v21 to test decoder		
0000B5EE	E310 5010 0014		00000010	10472+	LGF	R1,V2ADDR	load v2 source		
0000B5F4	E721 0000 0006		00000000	10473+	VL	v2,0(R1)	use v22 to test decoder		
0000B5FA	E310 5014 0014		00000014	10474+	LGF	R1,V3ADDR	load v3 source		
0000B600	E731 0000 0006		00000000	10475+	VL	v3,0(R1)	use v23 to test decoder		
0000B606	E310 5018 0014		00000018	10476+	LGF	R1,V4ADDR	load v4 source		
0000B60C	E741 0000 0006		00000000	10477+	VL	v4,0(R1)	use v24 to test decoder		
0000B612				10480+	DS	0H	E788 VEVAL		
0000B612	E7			10481+	DC	X'E7'	- Vector Evaluate		
0000B613	12			10482+	DC	X'12'	v1, v2		
0000B614	30			10483+	DC	X'30'	v3, reserved		
0000B615	32			10484+	DC	HL1'50'	i5		
0000B616	40			10485+	DC	x'40'	v4, RXB		
0000B617	88			10486+	DC	X'88'			
0000B618	E710 5030 000E		0000B5C8	10488+	VST	V1,V10212	save v1 output		
0000B61E	07FB			10489+	BR	R11	return		
0000B620				10490+RE212	DC	0F	xl16 expected result		
0000B620				10491+	DROP	R5			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000B620	55555555	BBBBBBBB		10492	DC	XL16'	55555555	BBBBBBBB	DDDDDDDD EEEEEEEE' result
0000B628	DDDDDDDD	EEEEEEEE							
0000B630	33333333	55555555		10493	DC	XL16'	33333333	55555555	66666666 99999999' v2
0000B638	66666666	99999999							
0000B640	77777777	BBBBBBBB		10494	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
0000B648	DDDDDDDD	EEEEEEEE							
0000B650	AAAAAAAA	CCCCCCCC		10495	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
0000B658	33333333	55555555							
				10496					
				10497	* i5 = 51:	/*	00110 011		*/
				10498	VRI_K	VEVAL,	51		
0000B660				10499+	DS	0FD			
0000B660			0000B660	10500+	USING	*,R5			base for test data and test routine
0000B660	0000B6A8			10501+T213	DC	A(X213)			address of test routine
0000B664	00D5			10502+	DC	H'213'			test number
0000B666	00			10503+	DC	X'00'			
0000B667	33			10504+	DC	HL1'51'			i5
0000B668	E5C5E5C1	D3404040		10505+	DC	CL8'VEVAL'			instruction name
0000B670	0000B6F8			10506+	DC	A(RE213+16)			address of v2 source
0000B674	0000B708			10507+	DC	A(RE213+32)			address of v3 source
0000B678	0000B718			10508+	DC	A(RE213+48)			address of v4 source
0000B67C	00000010			10509+	DC	A(16)			result length
0000B680	0000B6E8			10510+REA213	DC	A(RE213)			result address
0000B688	00000000	00000000		10511+	DS	FD			gap
0000B690	00000000	00000000		10512+V10213	DS	XL16			V1 output
0000B698	00000000	00000000							
0000B6A0	00000000	00000000		10513+	DS	FD			gap
				10514+*					
0000B6A8				10515+X213	DS	0F			
0000B6A8	B982 0011			10516+	XGR	R1,R1			
0000B6AC	4110 8E94		00001094	10517+	LA	R1,V1FUDGE			load v1 fudge
0000B6B0	E711 0000 0006		00000000	10518+	VL	v1,0(R1)			use v21 to test decoder
0000B6B6	E310 5010 0014		00000010	10519+	LGF	R1,V2ADDR			load v2 source
0000B6BC	E721 0000 0006		00000000	10520+	VL	v2,0(R1)			use v22 to test decoder
0000B6C2	E310 5014 0014		00000014	10521+	LGF	R1,V3ADDR			load v3 source
0000B6C8	E731 0000 0006		00000000	10522+	VL	v3,0(R1)			use v23 to test decoder
0000B6CE	E310 5018 0014		00000018	10523+	LGF	R1,V4ADDR			load v4 source
0000B6D4	E741 0000 0006		00000000	10524+	VL	v4,0(R1)			use v24 to test decoder
0000B6DA				10527+	DS	0H			E788 VEVAL
0000B6DA	E7			10528+	DC	X'E7'			- Vector Evaluate
0000B6DB	12			10529+	DC	X'12'			v1, v2
0000B6DC	30			10530+	DC	X'30'			v3, reserved
0000B6DD	33			10531+	DC	HL1'51'			i5
0000B6DE	40			10532+	DC	x'40'			v4, RXB
0000B6DF	88			10533+	DC	X'88'			
0000B6E0	E710 5030 000E		0000B690	10535+	VST	V1,V10213			save v1 output
0000B6E6	07FB			10536+	BR	R11			return
0000B6E8				10537+RE213	DC	0F			xl16 expected result
0000B6E8				10538+	DROP	R5			
0000B6E8	11111111	22222222		10539	DC	XL16'	11111111	22222222	44444444 88888888' result
0000B6F0	44444444	88888888							
0000B6F8	33333333	55555555		10540	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
0000B700	99999999	AAAAAAAA							
0000B708	11111111	22222222		10541	DC	XL16'	11111111	22222222	44444444 88888888' v3

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000B710	44444444	88888888							
0000B718	FFFFFFFF	EEEEEEEE		10542	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
0000B720	DDDDDDDD	BBBBBBBB							
				10543					
				10544	VRI_K	VEVAL, 51			
0000B728				10545+	DS	0FD			
0000B728			0000B728	10546+	USING	*, R5		base for test data and test routine	
0000B728	0000B770			10547+T214	DC	A(X214)		address of test routine	
0000B72C	00D6			10548+	DC	H'214'		test number	
0000B72E	00			10549+	DC	X'00'			
0000B72F	33			10550+	DC	HL1'51'		i5	
0000B730	E5C5E5C1	D3404040		10551+	DC	CL8'VEVAL'		instruction name	
0000B738	0000B7C0			10552+	DC	A(RE214+16)		address of v2 source	
0000B73C	0000B7D0			10553+	DC	A(RE214+32)		address of v3 source	
0000B740	0000B7E0			10554+	DC	A(RE214+48)		address of v4 source	
0000B744	00000010			10555+	DC	A(16)		result length	
0000B748	0000B7B0			10556+REA214	DC	A(RE214)		result address	
0000B750	00000000	00000000		10557+	DS	FD		gap	
0000B758	00000000	00000000		10558+V10214	DS	XL16		V1 output	
0000B760	00000000	00000000							
0000B768	00000000	00000000		10559+	DS	FD		gap	
				10560+*					
0000B770				10561+X214	DS	0F			
0000B770	B982 0011			10562+	XGR	R1, R1			
0000B774	4110 8E94		00001094	10563+	LA	R1, V1FUDGE		load v1 fudge	
0000B778	E711 0000 0006		00000000	10564+	VL	v1, 0(R1)		use v21 to test decoder	
0000B77E	E310 5010 0014		00000010	10565+	LGF	R1, V2ADDR		load v2 source	
0000B784	E721 0000 0006		00000000	10566+	VL	v2, 0(R1)		use v22 to test decoder	
0000B78A	E310 5014 0014		00000014	10567+	LGF	R1, V3ADDR		load v3 source	
0000B790	E731 0000 0006		00000000	10568+	VL	v3, 0(R1)		use v23 to test decoder	
0000B796	E310 5018 0014		00000018	10569+	LGF	R1, V4ADDR		load v4 source	
0000B79C	E741 0000 0006		00000000	10570+	VL	v4, 0(R1)		use v24 to test decoder	
0000B7A2				10573+	DS	0H		E788 VEVAL	
0000B7A2	E7			10574+	DC	X'E7'		- Vector Evaluate	
0000B7A3	12			10575+	DC	X'12'		v1, v2	
0000B7A4	30			10576+	DC	X'30'		v3, reserved	
0000B7A5	33			10577+	DC	HL1'51'		i5	
0000B7A6	40			10578+	DC	x'40'		v4, RXB	
0000B7A7	88			10579+	DC	X'88'			
0000B7A8	E710 5030 000E		0000B758	10581+	VST	V1, V10214		save v1 output	
0000B7AE	07FB			10582+	BR	R11		return	
0000B7B0				10583+RE214	DC	0F		xl16 expected result	
0000B7B0				10584+	DROP	R5			
0000B7B0	77777777	BBBBBBBB		10585	DC	XL16'77777777	BBBBBBBB DDDDDDDD EEEEEEEE'	result	
0000B7B8	DDDDDDDD	EEEEEEEE							
0000B7C0	33333333	55555555		10586	DC	XL16'33333333	55555555 66666666 99999999'	v2	
0000B7C8	66666666	99999999							
0000B7D0	77777777	BBBBBBBB		10587	DC	XL16'77777777	BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
0000B7D8	DDDDDDDD	EEEEEEEE							
0000B7E0	AAAAAAAA	CCCCCCCC		10588	DC	XL16'AAAAAAAA	CCCCCCCC 33333333 55555555'	v4	
0000B7E8	33333333	55555555							
				10589					
				10590	*	i5 = 52: /* 00110 100 +++ */			
				10591	VRI_K	VEVAL, 52			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000B7F0				10592+	DS	0FD			
0000B7F0		0000B7F0		10593+	USING	*,R5		base for test data and test routine	
0000B7F0	0000B838			10594+T215	DC	A(X215)		address of test routine	
0000B7F4	00D7			10595+	DC	H'215'		test number	
0000B7F6	00			10596+	DC	X'00'			
0000B7F7	34			10597+	DC	HL1'52'		i5	
0000B7F8	E5C5E5C1 D3404040			10598+	DC	CL8'VEVAL'		instruction name	
0000B800	0000B888			10599+	DC	A(RE215+16)		address of v2 source	
0000B804	0000B898			10600+	DC	A(RE215+32)		address of v3 source	
0000B808	0000B8A8			10601+	DC	A(RE215+48)		address of v4 source	
0000B80C	00000010			10602+	DC	A(16)		result length	
0000B810	0000B878			10603+REA215	DC	A(RE215)		result address	
0000B818	00000000 00000000			10604+	DS	FD		gap	
0000B820	00000000 00000000			10605+V10215	DS	XL16		V1 output	
0000B828	00000000 00000000								
0000B830	00000000 00000000			10606+	DS	FD		gap	
				10607+*					
0000B838				10608+X215	DS	0F			
0000B838	B982 0011			10609+	XGR	R1,R1			
0000B83C	4110 8E94		00001094	10610+	LA	R1,V1FUDGE		load v1 fudge	
0000B840	E711 0000 0006		00000000	10611+	VL	v1,0(R1)		use v21 to test decoder	
0000B846	E310 5010 0014		00000010	10612+	LGF	R1,V2ADDR		load v2 source	
0000B84C	E721 0000 0006		00000000	10613+	VL	v2,0(R1)		use v22 to test decoder	
0000B852	E310 5014 0014		00000014	10614+	LGF	R1,V3ADDR		load v3 source	
0000B858	E731 0000 0006		00000000	10615+	VL	v3,0(R1)		use v23 to test decoder	
0000B85E	E310 5018 0014		00000018	10616+	LGF	R1,V4ADDR		load v4 source	
0000B864	E741 0000 0006		00000000	10617+	VL	v4,0(R1)		use v24 to test decoder	
0000B86A				10620+	DS	0H		E788 VEVAL	
0000B86A	E7			10621+	DC	X'E7'		- Vector Evaluate	
0000B86B	12			10622+	DC	X'12'		v1, v2	
0000B86C	30			10623+	DC	X'30'		v3, reserved	
0000B86D	34			10624+	DC	HL1'52'		i5	
0000B86E	40			10625+	DC	x'40'		v4, RXB	
0000B86F	88			10626+	DC	X'88'			
0000B870	E710 5030 000E		0000B820	10628+	VST	V1,V10215		save v1 output	
0000B876	07FB			10629+	BR	R11		return	
0000B878				10630+RE215	DC	0F		xl16 expected result	
0000B878				10631+	DROP	R5			
0000B878	22222222 66666666			10632	DC	XL16'22222222 66666666 DDDDDDDD 22222222'		result	
0000B880	DDDDDDDD 22222222								
0000B888	33333333 55555555			10633	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
0000B890	99999999 AAAAAAAA								
0000B898	11111111 22222222			10634	DC	XL16'11111111 22222222 44444444 88888888'		v3	
0000B8A0	44444444 88888888								
0000B8A8	FFFFFFFF EEEEEEEE			10635	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
0000B8B0	DDDDDDDD BBBBBBBB								
				10636					
				10637	VRI_K	VEVAL, 52			
0000B8B8				10638+	DS	0FD			
0000B8B8		0000B8B8		10639+	USING	*,R5		base for test data and test routine	
0000B8B8	0000B900			10640+T216	DC	A(X216)		address of test routine	
0000B8BC	00D8			10641+	DC	H'216'		test number	
0000B8BE	00			10642+	DC	X'00'			
0000B8BF	34			10643+	DC	HL1'52'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000B8C0	E5C5E5C1 D3404040			10644+	DC	CL8'VEVAL'	instruction name		
0000B8C8	0000B950			10645+	DC	A(RE216+16)	address of v2 source		
0000B8CC	0000B960			10646+	DC	A(RE216+32)	address of v3 source		
0000B8D0	0000B970			10647+	DC	A(RE216+48)	address of v4 source		
0000B8D4	00000010			10648+	DC	A(16)	result length		
0000B8D8	0000B940			10649+REA216	DC	A(RE216)	result address		
0000B8E0	00000000 00000000			10650+	DS	FD	gap		
0000B8E8	00000000 00000000			10651+V10216	DS	XL16	V1 output		
0000B8F0	00000000 00000000								
0000B8F8	00000000 00000000			10652+	DS	FD	gap		
				10653+*					
0000B900				10654+X216	DS	0F			
0000B900	B982 0011			10655+	XGR	R1, R1			
0000B904	4110 8E94		00001094	10656+	LA	R1, V1FUDGE	load v1 fudge		
0000B908	E711 0000 0006		00000000	10657+	VL	v1, 0(R1)	use v21 to test decoder		
0000B90E	E310 5010 0014		00000010	10658+	LGF	R1, V2ADDR	load v2 source		
0000B914	E721 0000 0006		00000000	10659+	VL	v2, 0(R1)	use v22 to test decoder		
0000B91A	E310 5014 0014		00000014	10660+	LGF	R1, V3ADDR	load v3 source		
0000B920	E731 0000 0006		00000000	10661+	VL	v3, 0(R1)	use v23 to test decoder		
0000B926	E310 5018 0014		00000018	10662+	LGF	R1, V4ADDR	load v4 source		
0000B92C	E741 0000 0006		00000000	10663+	VL	v4, 0(R1)	use v24 to test decoder		
0000B932				10666+	DS	0H	E788 VEVAL		
0000B932	E7			10667+	DC	X'E7'	- Vector Evaluate		
0000B933	12			10668+	DC	X'12'	v1, v2		
0000B934	30			10669+	DC	X'30'	v3, reserved		
0000B935	34			10670+	DC	HL1'52'	i5		
0000B936	40			10671+	DC	x'40'	v4, RXB		
0000B937	88			10672+	DC	X'88'			
0000B938	E710 5030 000E		0000B8E8	10674+	VST	V1, V10216	save v1 output		
0000B93E	07FB			10675+	BR	R11	return		
0000B940				10676+RE216	DC	0F	xl16 expected result		
0000B940				10677+	DROP	R5			
0000B940	44444444 EEEEEEEE			10678	DC	XL16'44444444 EEEEEEEE BBBBBBBBBB 77777777'	result		
0000B948	BBBBBBBBB 77777777								
0000B950	33333333 55555555			10679	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000B958	66666666 99999999								
0000B960	77777777 BBBBBBBBB			10680	DC	XL16'77777777 BBBBBBBBB DDDDDDDD EEEEEEEE'	v3		
0000B968	DDDDDDDD EEEEEEEE								
0000B970	AAAAAAAAA CCCCCCCC			10681	DC	XL16'AAAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000B978	33333333 55555555								
				10682					
				10683 * i5 = 53:		/* 00110 101 */			
				10684	VRI_K	VEVAL, 53			
0000B980				10685+	DS	0FD			
0000B980		0000B980		10686+	USING	*, R5	base for test data and test routine		
0000B980	0000B9C8			10687+T217	DC	A(X217)	address of test routine		
0000B984	00D9			10688+	DC	H'217'	test number		
0000B986	00			10689+	DC	X'00'			
0000B987	35			10690+	DC	HL1'53'	i5		
0000B988	E5C5E5C1 D3404040			10691+	DC	CL8'VEVAL'	instruction name		
0000B990	0000BA18			10692+	DC	A(RE217+16)	address of v2 source		
0000B994	0000BA28			10693+	DC	A(RE217+32)	address of v3 source		
0000B998	0000BA38			10694+	DC	A(RE217+48)	address of v4 source		
0000B99C	00000010			10695+	DC	A(16)	result length		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000B9A0	0000BA08			10696+REA217	DC	A(RE217)	result address	
0000B9A8	00000000 00000000			10697+	DS	FD	gap	
0000B9B0	00000000 00000000			10698+V10217	DS	XL16	V1 output	
0000B9B8	00000000 00000000							
0000B9C0	00000000 00000000			10699+	DS	FD	gap	
				10700+*				
0000B9C8				10701+X217	DS	0F		
0000B9C8	B982 0011			10702+	XGR	R1, R1		
0000B9CC	4110 8E94		00001094	10703+	LA	R1, V1FUDGE	load v1 fudge	
0000B9D0	E711 0000 0006		00000000	10704+	VL	v1, 0(R1)	use v21 to test decoder	
0000B9D6	E310 5010 0014		00000010	10705+	LGF	R1, V2ADDR	load v2 source	
0000B9DC	E721 0000 0006		00000000	10706+	VL	v2, 0(R1)	use v22 to test decoder	
0000B9E2	E310 5014 0014		00000014	10707+	LGF	R1, V3ADDR	load v3 source	
0000B9E8	E731 0000 0006		00000000	10708+	VL	v3, 0(R1)	use v23 to test decoder	
0000B9EE	E310 5018 0014		00000018	10709+	LGF	R1, V4ADDR	load v4 source	
0000B9F4	E741 0000 0006		00000000	10710+	VL	v4, 0(R1)	use v24 to test decoder	
0000B9FA				10713+	DS	0H	E788 VEVAL	
0000B9FA	E7			10714+	DC	X'E7'	- Vector Evaluate	
0000B9FB	12			10715+	DC	X'12'	v1, v2	
0000B9FC	30			10716+	DC	X'30'	v3, reserved	
0000B9FD	35			10717+	DC	HL1'53'	i5	
0000B9FE	40			10718+	DC	x'40'	v4, RXB	
0000B9FF	88			10719+	DC	X'88'		
0000BA00	E710 5030 000E		0000B9B0	10721+	VST	V1, V10217	save v1 output	
0000BA06	07FB			10722+	BR	R11	return	
0000BA08				10723+RE217	DC	0F	xl16 expected result	
0000BA08				10724+	DR0P	R5		
0000BA08	33333333 66666666			10725	DC	XL16'33333333 66666666 DDDDDDDD AAAAAAAA'	result	
0000BA10	DDDDDDDD AAAAAAAA							
0000BA18	33333333 55555555			10726	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
0000BA20	99999999 AAAAAAAA							
0000BA28	11111111 22222222			10727	DC	XL16'11111111 22222222 44444444 88888888'	v3	
0000BA30	44444444 88888888							
0000BA38	FFFFFFFF EEEEEEEE			10728	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
0000BA40	DDDDDDDD BBBBBBBB							
				10729				
				10730	VRI_K	VEVAL, 53		
0000BA48				10731+	DS	0FD		
0000BA48		0000BA48		10732+	USING	*, R5	base for test data and test routine	
0000BA48	0000BA90			10733+T218	DC	A(X218)	address of test routine	
0000BA4C	00DA			10734+	DC	H'218'	test number	
0000BA4E	00			10735+	DC	X'00'		
0000BA4F	35			10736+	DC	HL1'53'	i5	
0000BA50	E5C5E5C1 D3404040			10737+	DC	CL8'VEVAL'	instruction name	
0000BA58	0000BAE0			10738+	DC	A(RE218+16)	address of v2 source	
0000BA5C	0000BAF0			10739+	DC	A(RE218+32)	address of v3 source	
0000BA60	0000BB00			10740+	DC	A(RE218+48)	address of v4 source	
0000BA64	00000010			10741+	DC	A(16)	result length	
0000BA68	0000BAD0			10742+REA218	DC	A(RE218)	result address	
0000BA70	00000000 00000000			10743+	DS	FD	gap	
0000BA78	00000000 00000000			10744+V10218	DS	XL16	V1 output	
0000BA80	00000000 00000000							
0000BA88	00000000 00000000			10745+	DS	FD	gap	
				10746+*				

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000BA90				10747+X218	DS	0F			
0000BA90	B982 0011			10748+	XGR	R1,R1			
0000BA94	4110 8E94		00001094	10749+	LA	R1,V1FUDGE	load v1 fudge		
0000BA98	E711 0000 0006		00000000	10750+	VL	v1,0(R1)	use v21 to test decoder		
0000BA9E	E310 5010 0014		00000010	10751+	LGF	R1,V2ADDR	load v2 source		
0000BAA4	E721 0000 0006		00000000	10752+	VL	v2,0(R1)	use v22 to test decoder		
0000BAAA	E310 5014 0014		00000014	10753+	LGF	R1,V3ADDR	load v3 source		
0000BAB0	E731 0000 0006		00000000	10754+	VL	v3,0(R1)	use v23 to test decoder		
0000BAB6	E310 5018 0014		00000018	10755+	LGF	R1,V4ADDR	load v4 source		
0000BABC	E741 0000 0006		00000000	10756+	VL	v4,0(R1)	use v24 to test decoder		
0000BAC2				10759+	DS	0H	E788 VEVAL		
0000BAC2	E7			10760+	DC	X'E7'	- Vector Evaluate		
0000BAC3	12			10761+	DC	X'12'	v1, v2		
0000BAC4	30			10762+	DC	X'30'	v3, reserved		
0000BAC5	35			10763+	DC	HL1'53'	i5		
0000BAC6	40			10764+	DC	x'40'	v4, RXB		
0000BAC7	88			10765+	DC	X'88'			
0000BAC8	E710 5030 000E		0000BA78	10767+	VST	V1,V10218	save v1 output		
0000BACE	07FB			10768+	BR	R11	return		
0000BAD0				10769+RE218	DC	0F	xl16 expected result		
0000BAD0				10770+	DROP	R5			
0000BAD0	66666666 EEEEEEEE			10771	DC	XL16'66666666 EEEEEEEE BBBBBBBBBB 77777777'	result		
0000BAD8	BBBBBBBBB 77777777								
0000BAE0	33333333 55555555			10772	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000BAE8	66666666 99999999								
0000BAF0	77777777 BBBBBBBBB			10773	DC	XL16'77777777 BBBBBBBBB DDDDDDDDD EEEEEEEE'	v3		
0000BAF8	DDDDDDDD EEEEEEEE								
0000BB00	AAAAAAAAA CCCCCCCC			10774	DC	XL16'AAAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000BB08	33333333 55555555								
				10775					
				10776 * i5 = 54:		/* 00110 110 +++ */			
				10777	VRI_K	VEVAL, 54			
0000BB10				10778+	DS	0FD			
0000BB10		0000BB10		10779+	USING	*,R5	base for test data and test routine		
0000BB10	0000BB58			10780+T219	DC	A(X219)	address of test routine		
0000BB14	00DB			10781+	DC	H'219'	test number		
0000BB16	00			10782+	DC	X'00'			
0000BB17	36			10783+	DC	HL1'54'	i5		
0000BB18	E5C5E5C1 D3404040			10784+	DC	CL8'VEVAL'	instruction name		
0000BB20	0000BBA8			10785+	DC	A(RE219+16)	address of v2 source		
0000BB24	0000BBB8			10786+	DC	A(RE219+32)	address of v3 source		
0000BB28	0000BBC8			10787+	DC	A(RE219+48)	address of v4 source		
0000BB2C	00000010			10788+	DC	A(16)	result length		
0000BB30	0000BB98			10789+REA219	DC	A(RE219)	result address		
0000BB38	00000000 00000000			10790+	DS	FD	gap		
0000BB40	00000000 00000000			10791+V10219	DS	XL16	V1 output		
0000BB48	00000000 00000000								
0000BB50	00000000 00000000			10792+	DS	FD	gap		
				10793+*					
0000BB58				10794+X219	DS	0F			
0000BB58	B982 0011			10795+	XGR	R1,R1			
0000BB5C	4110 8E94		00001094	10796+	LA	R1,V1FUDGE	load v1 fudge		
0000BB60	E711 0000 0006		00000000	10797+	VL	v1,0(R1)	use v21 to test decoder		
0000BB66	E310 5010 0014		00000010	10798+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000BB6C	E721 0000 0006		00000000	10799+	VL	v2,0(R1)	use v22 to test decoder
0000BB72	E310 5014 0014		00000014	10800+	LGF	R1,V3ADDR	load v3 source
0000BB78	E731 0000 0006		00000000	10801+	VL	v3,0(R1)	use v23 to test decoder
0000BB7E	E310 5018 0014		00000018	10802+	LGF	R1,V4ADDR	load v4 source
0000BB84	E741 0000 0006		00000000	10803+	VL	v4,0(R1)	use v24 to test decoder
0000BB8A				10806+	DS	0H	E788 VEVAL
0000BB8A	E7			10807+	DC	X'E7'	- Vector Evaluate
0000BB8B	12			10808+	DC	X'12'	v1, v2
0000BB8C	30			10809+	DC	X'30'	v3, reserved
0000BB8D	36			10810+	DC	HL1'54'	i5
0000BB8E	40			10811+	DC	x'40'	v4, RXB
0000BB8F	88			10812+	DC	X'88'	
0000BB90	E710 5030 000E		0000BB40	10814+	VST	V1,V10219	save v1 output
0000BB96	07FB			10815+	BR	R11	return
0000BB98				10816+RE219	DC	0F	xl16 expected result
0000BB98				10817+	DR0P	R5	
0000BB98	22222222 66666666			10818	DC	XL16'22222222 66666666 DDDDDDDD 22222222'	result
0000BBA0	DDDDDDDD 22222222						
0000BBA8	33333333 55555555			10819	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
0000BBB0	99999999 AAAAAAAA						
0000BBB8	11111111 22222222			10820	DC	XL16'11111111 22222222 44444444 88888888'	v3
0000BBC0	44444444 88888888						
0000BBC8	FFFFFFFF EEEEEEEE			10821	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
0000BBD0	DDDDDDDD BBBB BBBB						
				10822			
				10823	VRI_K	VEVAL, 54	
0000BBD8				10824+	DS	0FD	
0000BBD8		0000BBD8		10825+	USING	*,R5	base for test data and test routine
0000BBD8	0000BC20			10826+T220	DC	A(X220)	address of test routine
0000BBDC	00DC			10827+	DC	H'220'	test number
0000BBDE	00			10828+	DC	X'00'	
0000BBDF	36			10829+	DC	HL1'54'	i5
0000BBE0	E5C5E5C1 D3404040			10830+	DC	CL8'VEVAL'	instruction name
0000BBE8	0000BC70			10831+	DC	A(RE220+16)	address of v2 source
0000BBEC	0000BC80			10832+	DC	A(RE220+32)	address of v3 source
0000BBF0	0000BC90			10833+	DC	A(RE220+48)	address of v4 source
0000BBF4	00000010			10834+	DC	A(16)	result length
0000BBF8	0000BC60			10835+REA220	DC	A(RE220)	result address
0000BC00	00000000 00000000			10836+	DS	FD	gap
0000BC08	00000000 00000000			10837+V10220	DS	XL16	V1 output
0000BC10	00000000 00000000						
0000BC18	00000000 00000000			10838+	DS	FD	gap
				10839+*			
0000BC20				10840+X220	DS	0F	
0000BC20	B982 0011			10841+	XGR	R1,R1	
0000BC24	4110 8E94		00001094	10842+	LA	R1,V1FUDGE	load v1 fudge
0000BC28	E711 0000 0006		00000000	10843+	VL	v1,0(R1)	use v21 to test decoder
0000BC2E	E310 5010 0014		00000010	10844+	LGF	R1,V2ADDR	load v2 source
0000BC34	E721 0000 0006		00000000	10845+	VL	v2,0(R1)	use v22 to test decoder
0000BC3A	E310 5014 0014		00000014	10846+	LGF	R1,V3ADDR	load v3 source
0000BC40	E731 0000 0006		00000000	10847+	VL	v3,0(R1)	use v23 to test decoder
0000BC46	E310 5018 0014		00000018	10848+	LGF	R1,V4ADDR	load v4 source
0000BC4C	E741 0000 0006		00000000	10849+	VL	v4,0(R1)	use v24 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000BC52				10852+	DS	0H		E788 VEVAL	
0000BC52	E7			10853+	DC	X'E7'		- Vector Evaluate	
0000BC53	12			10854+	DC	X'12'		v1, v2	
0000BC54	30			10855+	DC	X'30'		v3, reserved	
0000BC55	36			10856+	DC	HL1'54'		i5	
0000BC56	40			10857+	DC	x'40'		v4, RXB	
0000BC57	88			10858+	DC	X'88'			
0000BC58	E710 5030 000E		0000BC08	10860+	VST	V1,V10220		save v1 output	
0000BC5E	07FB			10861+	BR	R11		return	
0000BC60				10862+RE220	DC	0F		xl16 expected result	
0000BC60				10863+	DR0P	R5			
0000BC60	55555555 FFFFFFFF			10864	DC	XL16'55555555 FFFFFFFF FFFFFFFF FFFFFFFF'		result	
0000BC68	FFFFFFFF FFFFFFFF								
0000BC70	33333333 55555555			10865	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000BC78	66666666 99999999								
0000BC80	77777777 BBBB BBBB			10866	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
0000BC88	DDDDDDDD EEEEEEEE								
0000BC90	AAAAAAAA CCCCCCCC			10867	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
0000BC98	33333333 55555555								
				10868					
				10869 * i5 = 55:		/* 00110 111 +++ */			
				10870	VRI_K	VEVAL, 55			
0000BCA0				10871+	DS	0FD			
0000BCA0		0000BCA0		10872+	USING	*, R5		base for test data and test routine	
0000BCA0	0000BCE8			10873+T221	DC	A(X221)		address of test routine	
0000BCA4	00DD			10874+	DC	H'221'		test number	
0000BCA6	00			10875+	DC	X'00'			
0000BCA7	37			10876+	DC	HL1'55'		i5	
0000BCA8	E5C5E5C1 D3404040			10877+	DC	CL8'VEVAL'		instruction name	
0000BCB0	0000BD38			10878+	DC	A(RE221+16)		address of v2 source	
0000BCB4	0000BD48			10879+	DC	A(RE221+32)		address of v3 source	
0000BCB8	0000BD58			10880+	DC	A(RE221+48)		address of v4 source	
0000BCBC	00000010			10881+	DC	A(16)		result length	
0000BCC0	0000BD28			10882+REA221	DC	A(RE221)		result address	
0000BCC8	00000000 00000000			10883+	DS	FD		gap	
0000BCD0	00000000 00000000			10884+V10221	DS	XL16		V1 output	
0000BCD8	00000000 00000000								
0000BCE0	00000000 00000000			10885+	DS	FD		gap	
				10886+*					
0000BCE8				10887+X221	DS	0F			
0000BCE8	B982 0011			10888+	XGR	R1, R1			
0000BCEC	4110 8E94		00001094	10889+	LA	R1, V1FUDGE		load v1 fudge	
0000BCF0	E711 0000 0006		00000000	10890+	VL	v1, 0(R1)		use v21 to test decoder	
0000BCF6	E310 5010 0014		00000010	10891+	LGF	R1, V2ADDR		load v2 source	
0000BCFC	E721 0000 0006		00000000	10892+	VL	v2, 0(R1)		use v22 to test decoder	
0000BD02	E310 5014 0014		00000014	10893+	LGF	R1, V3ADDR		load v3 source	
0000BD08	E731 0000 0006		00000000	10894+	VL	v3, 0(R1)		use v23 to test decoder	
0000BD0E	E310 5018 0014		00000018	10895+	LGF	R1, V4ADDR		load v4 source	
0000BD14	E741 0000 0006		00000000	10896+	VL	v4, 0(R1)		use v24 to test decoder	
0000BD1A				10899+	DS	0H		E788 VEVAL	
0000BD1A	E7			10900+	DC	X'E7'		- Vector Evaluate	
0000BD1B	12			10901+	DC	X'12'		v1, v2	
0000BD1C	30			10902+	DC	X'30'		v3, reserved	
0000BD1D	37			10903+	DC	HL1'55'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000BD1E	40			10904+	DC	x'40'	v4, RXB		
0000BD1F	88			10905+	DC	X'88'			
0000BD20	E710 5030 000E		0000BCD0	10907+	VST	V1,V10221	save v1 output		
0000BD26	07FB			10908+	BR	R11	return		
0000BD28				10909+RE221	DC	0F	xl16 expected result		
0000BD28				10910+	DR0P	R5			
0000BD28	33333333 66666666			10911	DC	XL16'33333333 66666666 DDDDDDDD AAAAAAAA'	result		
0000BD30	DDDDDDDD AAAAAAAA								
0000BD38	33333333 55555555			10912	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000BD40	99999999 AAAAAAAA								
0000BD48	11111111 22222222			10913	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000BD50	44444444 88888888								
0000BD58	FFFFFFFF EEEEEEEE			10914	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000BD60	DDDDDDDD BBBBBBBB								
				10915					
				10916	VRI_K	VEVAL,55			
0000BD68				10917+	DS	0FD			
0000BD68		0000BD68		10918+	USING	*,R5	base for test data and test routine		
0000BD68	0000BDB0			10919+T222	DC	A(X222)	address of test routine		
0000BD6C	00DE			10920+	DC	H'222'	test number		
0000BD6E	00			10921+	DC	X'00'			
0000BD6F	37			10922+	DC	HL1'55'	i5		
0000BD70	E5C5E5C1 D3404040			10923+	DC	CL8'VEVAL'	instruction name		
0000BD78	0000BE00			10924+	DC	A(RE222+16)	address of v2 source		
0000BD7C	0000BE10			10925+	DC	A(RE222+32)	address of v3 source		
0000BD80	0000BE20			10926+	DC	A(RE222+48)	address of v4 source		
0000BD84	00000010			10927+	DC	A(16)	result length		
0000BD88	0000BDF0			10928+REA222	DC	A(RE222)	result address		
0000BD90	00000000 00000000			10929+	DS	FD	gap		
0000BD98	00000000 00000000			10930+V10222	DS	XL16	V1 output		
0000BDA0	00000000 00000000								
0000BDA8	00000000 00000000			10931+	DS	FD	gap		
				10932+*					
0000BDB0				10933+X222	DS	0F			
0000BDB0	B982 0011			10934+	XGR	R1,R1			
0000BDB4	4110 8E94		00001094	10935+	LA	R1,V1FUDGE	load v1 fudge		
0000BDB8	E711 0000 0006		00000000	10936+	VL	v1,0(R1)	use v21 to test decoder		
0000BDBE	E310 5010 0014		00000010	10937+	LGF	R1,V2ADDR	load v2 source		
0000BDC4	E721 0000 0006		00000000	10938+	VL	v2,0(R1)	use v22 to test decoder		
0000BDCA	E310 5014 0014		00000014	10939+	LGF	R1,V3ADDR	load v3 source		
0000BDD0	E731 0000 0006		00000000	10940+	VL	v3,0(R1)	use v23 to test decoder		
0000BDD6	E310 5018 0014		00000018	10941+	LGF	R1,V4ADDR	load v4 source		
0000BDDC	E741 0000 0006		00000000	10942+	VL	v4,0(R1)	use v24 to test decoder		
0000BDE2				10945+	DS	0H	E788 VEVAL		
0000BDE2	E7			10946+	DC	X'E7'	- Vector Evaluate		
0000BDE3	12			10947+	DC	X'12'	v1, v2		
0000BDE4	30			10948+	DC	X'30'	v3, reserved		
0000BDE5	37			10949+	DC	HL1'55'	i5		
0000BDE6	40			10950+	DC	x'40'	v4, RXB		
0000BDE7	88			10951+	DC	X'88'			
0000BDE8	E710 5030 000E		0000BD98	10953+	VST	V1,V10222	save v1 output		
0000BDEE	07FB			10954+	BR	R11	return		
0000BDF0				10955+RE222	DC	0F	xl16 expected result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000BDF0				10956+	DROP	R5			
0000BDF0	77777777	FFFFFFFF		10957	DC	XL16'	77777777	FFFFFFFF	FFFFFFFF
0000BDF8	FFFFFFFF	FFFFFFFF							result
0000BE00	33333333	55555555		10958	DC	XL16'	33333333	55555555	66666666
0000BE08	66666666	99999999							v2
0000BE10	77777777	BBBBBBBB		10959	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD
0000BE18	DDDDDDDD	EEEEEEEE							v3
0000BE20	AAAAAAAA	CCCCCCCC		10960	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333
0000BE28	33333333	55555555							v4
				10961					
				10962					
				10963	* Row 7				
				10964	* i5 = 56: /* 00111 000 +++ */				
				10965	VRI_K	VEVAL, 56			
0000BE30				10966+	DS	0FD			
0000BE30		0000BE30		10967+	USING	*, R5			base for test data and test routine
0000BE30	0000BE78			10968+T223	DC	A(X223)			address of test routine
0000BE34	00DF			10969+	DC	H'223'			test number
0000BE36	00			10970+	DC	X'00'			
0000BE37	38			10971+	DC	HL1'56'			i5
0000BE38	E5C5E5C1	D3404040		10972+	DC	CL8'VEVAL'			instruction name
0000BE40	0000BEC8			10973+	DC	A(RE223+16)			address of v2 source
0000BE44	0000BED8			10974+	DC	A(RE223+32)			address of v3 source
0000BE48	0000BEE8			10975+	DC	A(RE223+48)			address of v4 source
0000BE4C	00000010			10976+	DC	A(16)			result length
0000BE50	0000BEB8			10977+REA223	DC	A(RE223)			result address
0000BE58	00000000	00000000		10978+	DS	FD			gap
0000BE60	00000000	00000000		10979+V10223	DS	XL16			V1 output
0000BE68	00000000	00000000							
0000BE70	00000000	00000000		10980+	DS	FD			gap
				10981+*					
0000BE78				10982+X223	DS	0F			
0000BE78	B982 0011			10983+	XGR	R1, R1			
0000BE7C	4110 8E94		00001094	10984+	LA	R1, V1FUDGE			load v1 fudge
0000BE80	E711 0000 0006		00000000	10985+	VL	v1, 0(R1)			use v21 to test decoder
0000BE86	E310 5010 0014		00000010	10986+	LGF	R1, V2ADDR			load v2 source
0000BE8C	E721 0000 0006		00000000	10987+	VL	v2, 0(R1)			use v22 to test decoder
0000BE92	E310 5014 0014		00000014	10988+	LGF	R1, V3ADDR			load v3 source
0000BE98	E731 0000 0006		00000000	10989+	VL	v3, 0(R1)			use v23 to test decoder
0000BE9E	E310 5018 0014		00000018	10990+	LGF	R1, V4ADDR			load v4 source
0000BEA4	E741 0000 0006		00000000	10991+	VL	v4, 0(R1)			use v24 to test decoder
0000BEAA				10994+	DS	0H			E788 VEVAL
0000BEAA	E7			10995+	DC	X'E7'			- Vector Evaluate
0000BEAB	12			10996+	DC	X'12'			v1, v2
0000BEAC	30			10997+	DC	X'30'			v3, reserved
0000BEAD	38			10998+	DC	HL1'56'			i5
0000BEAE	40			10999+	DC	x'40'			v4, RXB
0000BEAF	88			11000+	DC	X'88'			
0000BEB0	E710 5030 000E		0000BE60	11002+	VST	V1, V10223			save v1 output
0000BEB6	07FB			11003+	BR	R11			return
0000BEB8				11004+RE223	DC	0F			xl16 expected result
0000BEB8				11005+	DROP	R5			
0000BEB8	00000000	33333333		11006	DC	XL16'	00000000	33333333	44444444
0000BEC0	44444444	00000000							result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000BEC8	33333333	55555555		11007	DC	XL16'	33333333 55555555 99999999	AAAAAAA'	v2
0000BED0	99999999	AAAAAAA							
0000BED8	11111111	22222222		11008	DC	XL16'	11111111 22222222 44444444	88888888'	v3
0000BEE0	44444444	88888888							
0000BEE8	FFFFFFFF	EEEEEEEE		11009	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD	BBBBBBBB'	v4
0000BEF0	DDDDDDDD	BBBBBBBB							
				11010					
				11011	VRI_K	VEVAL, 56			
0000BEF8				11012+	DS	0FD			
0000BEF8			0000BEF8	11013+	USING	*, R5			base for test data and test routine
0000BEF8	0000BF40			11014+T224	DC	A(X224)			address of test routine
0000BEFC	00E0			11015+	DC	H'224'			test number
0000BEFE	00			11016+	DC	X'00'			
0000BEFF	38			11017+	DC	HL1'56'			i5
0000BF00	E5C5E5C1	D3404040		11018+	DC	CL8'VEVAL'			instruction name
0000BF08	0000BF90			11019+	DC	A(RE224+16)			address of v2 source
0000BF0C	0000BFA0			11020+	DC	A(RE224+32)			address of v3 source
0000BF10	0000BFB0			11021+	DC	A(RE224+48)			address of v4 source
0000BF14	00000010			11022+	DC	A(16)			result length
0000BF18	0000BF80			11023+REA224	DC	A(RE224)			result address
0000BF20	00000000	00000000		11024+	DS	FD			gap
0000BF28	00000000	00000000		11025+V10224	DS	XL16			V1 output
0000BF30	00000000	00000000							
0000BF38	00000000	00000000		11026+	DS	FD			gap
				11027+*					
0000BF40				11028+X224	DS	0F			
0000BF40	B982 0011			11029+	XGR	R1, R1			
0000BF44	4110 8E94		00001094	11030+	LA	R1, V1FUDGE			load v1 fudge
0000BF48	E711 0000 0006		00000000	11031+	VL	v1, 0(R1)			use v21 to test decoder
0000BF4E	E310 5010 0014		00000010	11032+	LGF	R1, V2ADDR			load v2 source
0000BF54	E721 0000 0006		00000000	11033+	VL	v2, 0(R1)			use v22 to test decoder
0000BF5A	E310 5014 0014		00000014	11034+	LGF	R1, V3ADDR			load v3 source
0000BF60	E731 0000 0006		00000000	11035+	VL	v3, 0(R1)			use v23 to test decoder
0000BF66	E310 5018 0014		00000018	11036+	LGF	R1, V4ADDR			load v4 source
0000BF6C	E741 0000 0006		00000000	11037+	VL	v4, 0(R1)			use v24 to test decoder
0000BF72				11040+	DS	0H		E788 VEVAL	
0000BF72	E7			11041+	DC	X'E7'		- Vector Evaluate	
0000BF73	12			11042+	DC	X'12'		v1, v2	
0000BF74	30			11043+	DC	X'30'		v3, reserved	
0000BF75	38			11044+	DC	HL1'56'		i5	
0000BF76	40			11045+	DC	x'40'		v4, RXB	
0000BF77	88			11046+	DC	X'88'			
0000BF78	E710 5030 000E		0000BF28	11048+	VST	V1, V10224			save v1 output
0000BF7E	07FB			11049+	BR	R11			return
0000BF80				11050+RE224	DC	0F			xl16 expected result
0000BF80				11051+	DROP	R5			
0000BF80	44444444	AAAAAAA		11052	DC	XL16'	44444444 AAAAAAAA 99999999	66666666'	result
0000BF88	99999999	66666666							
0000BF90	33333333	55555555		11053	DC	XL16'	33333333 55555555 66666666	99999999'	v2
0000BF98	66666666	99999999							
0000BFA0	77777777	BBBBBBBB		11054	DC	XL16'	77777777 BBBBBBBB DDDDDDDD	EEEEEEEE'	v3
0000BFA8	DDDDDDDD	EEEEEEEE							
0000BFB0	AAAAAAA	CCCCCCCC		11055	DC	XL16'	AAAAAAA CCCCCCCC 33333333	55555555'	v4
0000BFB8	33333333	55555555							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				11056	
				11057 * i5 = 57:	/* 00111 001 +++ */
0000BFC0				11058	VRI_K VEVAL, 57
0000BFC0		0000BFC0		11059+	DS 0FD
0000BFC0	0000C008			11060+	USING *, R5
0000BFC4	00E1			11061+T225	DC A(X225)
0000BFC6	00			11062+	DC H'225'
0000BFC7	39			11063+	DC X'00'
0000BFC8	E5C5E5C1 D3404040			11064+	DC HL1'57'
0000BFD0	0000C058			11065+	DC CL8'VEVAL'
0000BFD4	0000C068			11066+	DC A(RE225+16)
0000BFD8	0000C078			11067+	DC A(RE225+32)
0000BFDC	00000010			11068+	DC A(RE225+48)
0000BFE0	0000C048			11069+	DC A(16)
0000BFE8	00000000 00000000			11070+REA225	DC A(RE225)
0000BFF0	00000000 00000000			11071+	DS FD
0000BFF8	00000000 00000000			11072+V10225	DS XL16
0000C000	00000000 00000000				
				11073+	DS FD
				11074+*	
0000C008				11075+X225	DS 0F
0000C008	B982 0011			11076+	XGR R1, R1
0000C00C	4110 8E94		00001094	11077+	LA R1, V1FUDGE
0000C010	E711 0000 0006		00000000	11078+	VL v1, 0(R1)
0000C016	E310 5010 0014		00000010	11079+	LGF R1, V2ADDR
0000C01C	E721 0000 0006		00000000	11080+	VL v2, 0(R1)
0000C022	E310 5014 0014		00000014	11081+	LGF R1, V3ADDR
0000C028	E731 0000 0006		00000000	11082+	VL v3, 0(R1)
0000C02E	E310 5018 0014		00000018	11083+	LGF R1, V4ADDR
0000C034	E741 0000 0006		00000000	11084+	VL v4, 0(R1)
0000C03A				11087+	DS 0H
0000C03A	E7			11088+	DC X'E7'
0000C03B	12			11089+	DC X'12'
0000C03C	30			11090+	DC X'30'
0000C03D	39			11091+	DC HL1'57'
0000C03E	40			11092+	DC x'40'
0000C03F	88			11093+	DC X'88'
0000C040	E710 5030 000E		0000BFF0	11095+	VST V1, V10225
0000C046	07FB			11096+	BR R11
0000C048				11097+RE225	DC 0F
0000C048				11098+	DROP R5
0000C048	11111111 33333333			11099	DC XL16'11111111 33333333 44444444 88888888'
0000C050	44444444 88888888				
0000C058	33333333 55555555			11100	DC XL16'33333333 55555555 99999999 AAAAAAAA'
0000C060	99999999 AAAAAAAA				
0000C068	11111111 22222222			11101	DC XL16'11111111 22222222 44444444 88888888'
0000C070	44444444 88888888				
0000C078	FFFFFFFF EEEEEEEE			11102	DC XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'
0000C080	DDDDDDDD BBBBBBBB				
				11103	
				11104	VRI_K VEVAL, 57
0000C088				11105+	DS 0FD
0000C088		0000C088		11106+	USING *, R5
0000C088	0000C0D0			11107+T226	DC A(X226)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000C08C	00E2			11108+	DC	H'226'		test number	
0000C08E	00			11109+	DC	X'00'			
0000C08F	39			11110+	DC	HL1'57'		i5	
0000C090	E5C5E5C1 D3404040			11111+	DC	CL8'VEVAL'		instruction name	
0000C098	0000C120			11112+	DC	A(RE226+16)		address of v2 source	
0000C09C	0000C130			11113+	DC	A(RE226+32)		address of v3 source	
0000C0A0	0000C140			11114+	DC	A(RE226+48)		address of v4 source	
0000C0A4	00000010			11115+	DC	A(16)		result length	
0000C0A8	0000C110			11116+REA226	DC	A(RE226)		result address	
0000C0B0	00000000 00000000			11117+	DS	FD		gap	
0000C0B8	00000000 00000000			11118+V10226	DS	XL16		V1 output	
0000C0C0	00000000 00000000								
0000C0C8	00000000 00000000			11119+	DS	FD		gap	
				11120+*					
0000C0D0				11121+X226	DS	0F			
0000C0D0	B982 0011			11122+	XGR	R1,R1			
0000C0D4	4110 8E94		00001094	11123+	LA	R1,V1FUDGE		load v1 fudge	
0000C0D8	E711 0000 0006		00000000	11124+	VL	v1,0(R1)		use v21 to test decoder	
0000C0DE	E310 5010 0014		00000010	11125+	LGF	R1,V2ADDR		load v2 source	
0000C0E4	E721 0000 0006		00000000	11126+	VL	v2,0(R1)		use v22 to test decoder	
0000C0EA	E310 5014 0014		00000014	11127+	LGF	R1,V3ADDR		load v3 source	
0000C0F0	E731 0000 0006		00000000	11128+	VL	v3,0(R1)		use v23 to test decoder	
0000C0F6	E310 5018 0014		00000018	11129+	LGF	R1,V4ADDR		load v4 source	
0000C0FC	E741 0000 0006		00000000	11130+	VL	v4,0(R1)		use v24 to test decoder	
0000C102				11133+	DS	0H		E788 VEVAL	
0000C102	E7			11134+	DC	X'E7'		- Vector Evaluate	
0000C103	12			11135+	DC	X'12'		v1, v2	
0000C104	30			11136+	DC	X'30'		v3, reserved	
0000C105	39			11137+	DC	HL1'57'		i5	
0000C106	40			11138+	DC	x'40'		v4, RXB	
0000C107	88			11139+	DC	X'88'			
0000C108	E710 5030 000E		0000C0B8	11141+	VST	V1,V10226		save v1 output	
0000C10E	07FB			11142+	BR	R11		return	
0000C110				11143+RE226	DC	0F		xl16 expected result	
0000C110				11144+	DROP	R5			
0000C110	66666666 AAAAAAAA			11145	DC	XL16'66666666 AAAAAAAA 99999999 66666666'		result	
0000C118	99999999 66666666								
0000C120	33333333 55555555			11146	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000C128	66666666 99999999								
0000C130	77777777 BBBB BBBB			11147	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
0000C138	DDDDDDDD EEEEEEEE								
0000C140	AAAAAAA CCCCCCCC			11148	DC	XL16'AAAAAAA CCCCCCCC 33333333 55555555'		v4	
0000C148	33333333 55555555								
				11149					
				11150 * i5 = 58:		/* 00111 010 +++ */			
0000C150				11151	VRI_K	VEVAL,58			
0000C150		0000C150		11152+	DS	0FD			
0000C150	0000C198			11153+	USING	*,R5		base for test data and test routine	
0000C154	00E3			11154+T227	DC	A(X227)		address of test routine	
0000C156	00			11155+	DC	H'227'		test number	
0000C157	3A			11156+	DC	X'00'			
0000C157				11157+	DC	HL1'58'		i5	
0000C158	E5C5E5C1 D3404040			11158+	DC	CL8'VEVAL'		instruction name	
0000C160	0000C1E8			11159+	DC	A(RE227+16)		address of v2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000C164	0000C1F8			11160+	DC	A(RE227+32)	address of v3 source	
0000C168	0000C208			11161+	DC	A(RE227+48)	address of v4 source	
0000C16C	00000010			11162+	DC	A(16)	result length	
0000C170	0000C1D8			11163+REA227	DC	A(RE227)	result address	
0000C178	00000000 00000000			11164+	DS	FD	gap	
0000C180	00000000 00000000			11165+V10227	DS	XL16	V1 output	
0000C188	00000000 00000000							
0000C190	00000000 00000000			11166+	DS	FD	gap	
				11167+*				
0000C198				11168+X227	DS	0F		
0000C198	B982 0011			11169+	XGR	R1, R1		
0000C19C	4110 8E94		00001094	11170+	LA	R1, V1FUDGE	load v1 fudge	
0000C1A0	E711 0000 0006		00000000	11171+	VL	v1, 0(R1)	use v21 to test decoder	
0000C1A6	E310 5010 0014		00000010	11172+	LGF	R1, V2ADDR	load v2 source	
0000C1AC	E721 0000 0006		00000000	11173+	VL	v2, 0(R1)	use v22 to test decoder	
0000C1B2	E310 5014 0014		00000014	11174+	LGF	R1, V3ADDR	load v3 source	
0000C1B8	E731 0000 0006		00000000	11175+	VL	v3, 0(R1)	use v23 to test decoder	
0000C1BE	E310 5018 0014		00000018	11176+	LGF	R1, V4ADDR	load v4 source	
0000C1C4	E741 0000 0006		00000000	11177+	VL	v4, 0(R1)	use v24 to test decoder	
0000C1CA				11180+	DS	0H	E788 VEVAL	
0000C1CA	E7			11181+	DC	X'E7'	- Vector Evaluate	
0000C1CB	12			11182+	DC	X'12'	v1, v2	
0000C1CC	30			11183+	DC	X'30'	v3, reserved	
0000C1CD	3A			11184+	DC	HL1'58'	i5	
0000C1CE	40			11185+	DC	x'40'	v4, RXB	
0000C1CF	88			11186+	DC	X'88'		
0000C1D0	E710 5030 000E		0000C180	11188+	VST	V1, V10227	save v1 output	
0000C1D6	07FB			11189+	BR	R11	return	
0000C1D8				11190+RE227	DC	0F	xl16 expected result	
0000C1D8				11191+	DR0P	R5		
0000C1D8	00000000 33333333			11192	DC	XL16'00000000 33333333 44444444 00000000'	result	
0000C1E0	44444444 00000000							
0000C1E8	33333333 55555555			11193	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
0000C1F0	99999999 AAAAAAAA							
0000C1F8	11111111 22222222			11194	DC	XL16'11111111 22222222 44444444 88888888'	v3	
0000C200	44444444 88888888							
0000C208	FFFFFFFF EEEEEEEE			11195	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
0000C210	DDDDDDDD BBBB BBBB							
				11196				
0000C218				11197	VRI_K	VEVAL, 58		
0000C218		0000C218		11198+	DS	0FD		
0000C218	0000C260			11199+	USING	*, R5	base for test data and test routine	
0000C21C	00E4			11200+T228	DC	A(X228)	address of test routine	
0000C21E	00			11201+	DC	H'228'	test number	
0000C21F	3A			11202+	DC	X'00'		
0000C220	E5C5E5C1 D3404040			11203+	DC	HL1'58'	i5	
0000C228	0000C2B0			11204+	DC	CL8'VEVAL'	instruction name	
0000C22C	0000C2C0			11205+	DC	A(RE228+16)	address of v2 source	
0000C230	0000C2D0			11206+	DC	A(RE228+32)	address of v3 source	
0000C234	00000010			11207+	DC	A(RE228+48)	address of v4 source	
0000C238	0000C2A0			11208+	DC	A(16)	result length	
0000C238	0000C2A0			11209+REA228	DC	A(RE228)	result address	
0000C240	00000000 00000000			11210+	DS	FD	gap	
0000C248	00000000 00000000			11211+V10228	DS	XL16	V1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000C250	00000000 00000000								
0000C258	00000000 00000000			11212+	DS	FD	gap		
				11213+*					
0000C260				11214+X228	DS	0F			
0000C260	B982 0011			11215+	XGR	R1,R1			
0000C264	4110 8E94		00001094	11216+	LA	R1,V1FUDGE	load v1 fudge		
0000C268	E711 0000 0006		00000000	11217+	VL	v1,0(R1)	use v21 to test decoder		
0000C26E	E310 5010 0014		00000010	11218+	LGF	R1,V2ADDR	load v2 source		
0000C274	E721 0000 0006		00000000	11219+	VL	v2,0(R1)	use v22 to test decoder		
0000C27A	E310 5014 0014		00000014	11220+	LGF	R1,V3ADDR	load v3 source		
0000C280	E731 0000 0006		00000000	11221+	VL	v3,0(R1)	use v23 to test decoder		
0000C286	E310 5018 0014		00000018	11222+	LGF	R1,V4ADDR	load v4 source		
0000C28C	E741 0000 0006		00000000	11223+	VL	v4,0(R1)	use v24 to test decoder		
0000C292				11226+	DS	0H	E788 VEVAL		
0000C292	E7			11227+	DC	X'E7'	- Vector Evaluate		
0000C293	12			11228+	DC	X'12'	v1, v2		
0000C294	30			11229+	DC	X'30'	v3, reserved		
0000C295	3A			11230+	DC	HL1'58'	i5		
0000C296	40			11231+	DC	x'40'	v4, RXB		
0000C297	88			11232+	DC	X'88'			
0000C298	E710 5030 000E		0000C248	11234+	VST	V1,V10228	save v1 output		
0000C29E	07FB			11235+	BR	R11	return		
0000C2A0				11236+RE228	DC	0F	xl16 expected result		
0000C2A0				11237+	DROP	R5			
0000C2A0	55555555 BBBB BBBB			11238	DC	XL16'55555555 BBBB BBBB DDDDDDDD EEEEEEEE'	result		
0000C2A8	DDDDDDDD EEEEEEEE								
0000C2B0	33333333 55555555			11239	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000C2B8	66666666 99999999								
0000C2C0	77777777 BBBB BBBB			11240	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000C2C8	DDDDDDDD EEEEEEEE								
0000C2D0	AAAAAAAA CCCCCCCC			11241	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000C2D8	33333333 55555555								
				11242					
				11243 * i5 = 59:	/*	00111 011 +++ */			
0000C2E0				11244	VRI_K	VEVAL,59			
0000C2E0		0000C2E0		11245+	DS	0FD			
0000C2E0	0000C328			11246+	USING	*,R5	base for test data and test routine		
0000C2E4	00E5			11247+T229	DC	A(X229)	address of test routine		
0000C2E6	00			11248+	DC	H'229'	test number		
0000C2E7	3B			11249+	DC	X'00'			
0000C2E8	E5C5E5C1 D3404040			11250+	DC	HL1'59'	i5		
0000C2F0	0000C378			11251+	DC	CL8'VEVAL'	instruction name		
0000C2F4	0000C388			11252+	DC	A(RE229+16)	address of v2 source		
0000C2F8	0000C398			11253+	DC	A(RE229+32)	address of v3 source		
0000C2FC	00000010			11254+	DC	A(RE229+48)	address of v4 source		
0000C300	0000C368			11255+	DC	A(16)	result length		
0000C308	00000000 00000000			11256+REA229	DC	A(RE229)	result address		
0000C310	00000000 00000000			11257+	DS	FD	gap		
0000C318	00000000 00000000			11258+V10229	DS	XL16	V1 output		
0000C320	00000000 00000000								
				11259+	DS	FD	gap		
				11260+*					
0000C328				11261+X229	DS	0F			
0000C328	B982 0011			11262+	XGR	R1,R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000C32C	4110 8E94		00001094	11263+	LA	R1,V1FUDGE	load v1 fudge		
0000C330	E711 0000 0006		00000000	11264+	VL	v1,0(R1)	use v21 to test decoder		
0000C336	E310 5010 0014		00000010	11265+	LGF	R1,V2ADDR	load v2 source		
0000C33C	E721 0000 0006		00000000	11266+	VL	v2,0(R1)	use v22 to test decoder		
0000C342	E310 5014 0014		00000014	11267+	LGF	R1,V3ADDR	load v3 source		
0000C348	E731 0000 0006		00000000	11268+	VL	v3,0(R1)	use v23 to test decoder		
0000C34E	E310 5018 0014		00000018	11269+	LGF	R1,V4ADDR	load v4 source		
0000C354	E741 0000 0006		00000000	11270+	VL	v4,0(R1)	use v24 to test decoder		
0000C35A				11273+	DS	0H	E788 VEVAL		
0000C35A	E7			11274+	DC	X'E7'	- Vector Evaluate		
0000C35B	12			11275+	DC	X'12'	v1, v2		
0000C35C	30			11276+	DC	X'30'	v3, reserved		
0000C35D	3B			11277+	DC	HL1'59'	i5		
0000C35E	40			11278+	DC	x'40'	v4, RXB		
0000C35F	88			11279+	DC	X'88'			
0000C360	E710 5030 000E		0000C310	11281+	VST	V1,V10229	save v1 output		
0000C366	07FB			11282+	BR	R11	return		
0000C368				11283+RE229	DC	0F	xl16 expected result		
0000C368				11284+	DROP	R5			
0000C368	11111111 33333333			11285	DC	XL16'11111111 33333333 44444444 88888888'	result		
0000C370	44444444 88888888								
0000C378	33333333 55555555			11286	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000C380	99999999 AAAAAAAA								
0000C388	11111111 22222222			11287	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000C390	44444444 88888888								
0000C398	FFFFFFFF EEEEEEEE			11288	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000C3A0	DDDDDDDD BBBBBBBB								
0000C3A8				11289					
0000C3A8				11290	VRI_K	VEVAL, 59			
0000C3A8		0000C3A8		11291+	DS	0FD			
0000C3A8	0000C3F0			11292+	USING	*,R5	base for test data and test routine		
0000C3AC	00E6			11293+T230	DC	A(X230)	address of test routine		
0000C3AE	00			11294+	DC	H'230'	test number		
0000C3AF	3B			11295+	DC	X'00'			
0000C3B0	E5C5E5C1 D3404040			11296+	DC	HL1'59'	i5		
0000C3B8	0000C440			11297+	DC	CL8'VEVAL'	instruction name		
0000C3BC	0000C450			11298+	DC	A(RE230+16)	address of v2 source		
0000C3C0	0000C460			11299+	DC	A(RE230+32)	address of v3 source		
0000C3C4	00000010			11300+	DC	A(RE230+48)	address of v4 source		
0000C3C8	0000C430			11301+	DC	A(16)	result length		
0000C3D0	00000000 00000000			11302+REA230	DC	A(RE230)	result address		
0000C3D8	00000000 00000000			11303+	DS	FD	gap		
0000C3E0	00000000 00000000			11304+V10230	DS	XL16	V1 output		
0000C3E8	00000000 00000000								
0000C3F0				11305+	DS	FD	gap		
0000C3F0				11306+*					
0000C3F0	B982 0011			11307+X230	DS	0F			
0000C3F4	4110 8E94		00001094	11308+	XGR	R1,R1			
0000C3F8	E711 0000 0006		00000000	11309+	LA	R1,V1FUDGE	load v1 fudge		
0000C3FE	E310 5010 0014		00000010	11310+	VL	v1,0(R1)	use v21 to test decoder		
0000C404	E721 0000 0006		00000000	11311+	LGF	R1,V2ADDR	load v2 source		
0000C40A	E310 5014 0014		00000014	11312+	VL	v2,0(R1)	use v22 to test decoder		
0000C410	E731 0000 0006		00000000	11313+	LGF	R1,V3ADDR	load v3 source		
				11314+	VL	v3,0(R1)	use v23 to test decoder		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000C416	E310 5018 0014		00000018	11315+	LGF	R1,V4ADDR	load v4 source	
0000C41C	E741 0000 0006		00000000	11316+	VL	v4,0(R1)	use v24 to test decoder	
0000C422				11319+	DS	0H	E788 VEVAL	
0000C422	E7			11320+	DC	X'E7'	- Vector Evaluate	
0000C423	12			11321+	DC	X'12'	v1, v2	
0000C424	30			11322+	DC	X'30'	v3, reserved	
0000C425	3B			11323+	DC	HL1'59'	i5	
0000C426	40			11324+	DC	x'40'	v4, RXB	
0000C427	88			11325+	DC	X'88'		
0000C428	E710 5030 000E		0000C3D8	11327+	VST	V1,V10230	save v1 output	
0000C42E	07FB			11328+	BR	R11	return	
0000C430				11329+RE230	DC	0F	xl16 expected result	
0000C430				11330+	DROP	R5		
0000C430	77777777 BBBB BBBB			11331	DC	XL16'77777777 BBBB BBBB DDDDDDDDD EEEEEEEEE'	result	
0000C438	DDDDDDDD EEEEEEEE							
0000C440	33333333 55555555			11332	DC	XL16'33333333 55555555 66666666 99999999'	v2	
0000C448	66666666 99999999							
0000C450	77777777 BBBB BBBB			11333	DC	XL16'77777777 BBBB BBBB DDDDDDDDD EEEEEEEEE'	v3	
0000C458	DDDDDDDD EEEEEEEE							
0000C460	AAAAAAAA CCCCCCCC			11334	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000C468	33333333 55555555							
0000C470				11335				
0000C470				11336 * i5 = 60:		/* 00111 100 */		
0000C470				11337	VRI_K	VEVAL,60		
0000C470	0000C4B8	0000C470		11338+	DS	0FD		
0000C470	00E7			11339+	USING	*,R5	base for test data and test routine	
0000C474	00			11340+T231	DC	A(X231)	address of test routine	
0000C476	00			11341+	DC	H'231'	test number	
0000C476	00			11342+	DC	X'00'		
0000C477	3C			11343+	DC	HL1'60'	i5	
0000C478	E5C5E5C1 D3404040			11344+	DC	CL8'VEVAL'	instruction name	
0000C480	0000C508			11345+	DC	A(RE231+16)	address of v2 source	
0000C484	0000C518			11346+	DC	A(RE231+32)	address of v3 source	
0000C488	0000C528			11347+	DC	A(RE231+48)	address of v4 source	
0000C48C	00000010			11348+	DC	A(16)	result length	
0000C490	0000C4F8			11349+REA231	DC	A(RE231)	result address	
0000C498	00000000 00000000			11350+	DS	FD	gap	
0000C4A0	00000000 00000000			11351+V10231	DS	XL16	V1 output	
0000C4A8	00000000 00000000							
0000C4B0	00000000 00000000			11352+	DS	FD	gap	
0000C4B8				11353+*				
0000C4B8	B982 0011			11354+X231	DS	0F		
0000C4BC	4110 8E94		00001094	11355+	XGR	R1,R1		
0000C4C0	E711 0000 0006		00000000	11356+	LA	R1,V1FUDGE	load v1 fudge	
0000C4C6	E310 5010 0014		00000010	11357+	VL	v1,0(R1)	use v21 to test decoder	
0000C4CC	E721 0000 0006		00000000	11358+	LGF	R1,V2ADDR	load v2 source	
0000C4D2	E310 5014 0014		00000014	11359+	VL	v2,0(R1)	use v22 to test decoder	
0000C4D8	E731 0000 0006		00000000	11360+	LGF	R1,V3ADDR	load v3 source	
0000C4DE	E310 5018 0014		00000018	11361+	VL	v3,0(R1)	use v23 to test decoder	
0000C4E4	E741 0000 0006		00000000	11362+	LGF	R1,V4ADDR	load v4 source	
0000C4EA				11363+	VL	v4,0(R1)	use v24 to test decoder	
0000C4EA	E7			11366+	DS	0H	E788 VEVAL	
0000C4EA				11367+	DC	X'E7'	- Vector Evaluate	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000C4EB	12			11368+	DC	X'12'	v1, v2		
0000C4EC	30			11369+	DC	X'30'	v3, reserved		
0000C4ED	3C			11370+	DC	HL1'60'	i5		
0000C4EE	40			11371+	DC	x'40'	v4, RXB		
0000C4EF	88			11372+	DC	X'88'			
0000C4F0	E710 5030 000E		0000C4A0	11374+	VST	V1,V10231	save v1 output		
0000C4F6	07FB			11375+	BR	R11	return		
0000C4F8				11376+RE231	DC	0F	xl16 expected result		
0000C4F8				11377+	DR0P	R5			
0000C4F8	22222222 77777777			11378	DC	XL16'22222222 77777777 DDDDDDDD 22222222'	result		
0000C500	DDDDDDDD 22222222								
0000C508	33333333 55555555			11379	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000C510	99999999 AAAAAAAA								
0000C518	11111111 22222222			11380	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000C520	44444444 88888888								
0000C528	FFFFFFFF EEEEEEEE			11381	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000C530	DDDDDDDD BBBBBBBB								
				11382					
				11383	VRI_K	VEVAL, 60			
0000C538				11384+	DS	0FD			
0000C538		0000C538		11385+	USING	*,R5	base for test data and test routine		
0000C538	0000C580			11386+T232	DC	A(X232)	address of test routine		
0000C53C	00E8			11387+	DC	H'232'	test number		
0000C53E	00			11388+	DC	X'00'			
0000C53F	3C			11389+	DC	HL1'60'	i5		
0000C540	E5C5E5C1 D3404040			11390+	DC	CL8'VEVAL'	instruction name		
0000C548	0000C5D0			11391+	DC	A(RE232+16)	address of v2 source		
0000C54C	0000C5E0			11392+	DC	A(RE232+32)	address of v3 source		
0000C550	0000C5F0			11393+	DC	A(RE232+48)	address of v4 source		
0000C554	00000010			11394+	DC	A(16)	result length		
0000C558	0000C5C0			11395+REA232	DC	A(RE232)	result address		
0000C560	00000000 00000000			11396+	DS	FD	gap		
0000C568	00000000 00000000			11397+V10232	DS	XL16	V1 output		
0000C570	00000000 00000000								
0000C578	00000000 00000000			11398+	DS	FD	gap		
				11399+*					
0000C580				11400+X232	DS	0F			
0000C580	B982 0011			11401+	XGR	R1,R1			
0000C584	4110 8E94		00001094	11402+	LA	R1,V1FUDGE	load v1 fudge		
0000C588	E711 0000 0006		00000000	11403+	VL	v1,0(R1)	use v21 to test decoder		
0000C58E	E310 5010 0014		00000010	11404+	LGF	R1,V2ADDR	load v2 source		
0000C594	E721 0000 0006		00000000	11405+	VL	v2,0(R1)	use v22 to test decoder		
0000C59A	E310 5014 0014		00000014	11406+	LGF	R1,V3ADDR	load v3 source		
0000C5A0	E731 0000 0006		00000000	11407+	VL	v3,0(R1)	use v23 to test decoder		
0000C5A6	E310 5018 0014		00000018	11408+	LGF	R1,V4ADDR	load v4 source		
0000C5AC	E741 0000 0006		00000000	11409+	VL	v4,0(R1)	use v24 to test decoder		
0000C5B2				11412+	DS	0H	E788 VEVAL		
0000C5B2	E7			11413+	DC	X'E7'	- Vector Evaluate		
0000C5B3	12			11414+	DC	X'12'	v1, v2		
0000C5B4	30			11415+	DC	X'30'	v3, reserved		
0000C5B5	3C			11416+	DC	HL1'60'	i5		
0000C5B6	40			11417+	DC	x'40'	v4, RXB		
0000C5B7	88			11418+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000C5B8	E710 5030 000E		0000C568	11420+	VST	V1,V10232	save v1 output		
0000C5BE	07FB			11421+	BR	R11	return		
0000C5C0				11422+RE232	DC	0F	xl16 expected result		
0000C5C0				11423+	DROP	R5			
0000C5C0	44444444 EEEEEEEE			11424	DC	XL16'44444444 EEEEEEEE BBBBBBBB 77777777'	result		
0000C5C8	BBBBBBBB 77777777								
0000C5D0	33333333 55555555			11425	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000C5D8	66666666 99999999								
0000C5E0	77777777 BBBBBBBB			11426	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
0000C5E8	DDDDDDDD EEEEEEEE								
0000C5F0	AAAAAAAA CCCCCCCC			11427	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000C5F8	33333333 55555555								
				11428					
				11429 * i5 = 61:	/*	00111 101 +++ */			
				11430	VRI_K	VEVAL,61			
0000C600				11431+	DS	0FD			
0000C600		0000C600		11432+	USING	*,R5	base for test data and test routine		
0000C600	0000C648			11433+T233	DC	A(X233)	address of test routine		
0000C604	00E9			11434+	DC	H'233'	test number		
0000C606	00			11435+	DC	X'00'			
0000C607	3D			11436+	DC	HL1'61'	i5		
0000C608	E5C5E5C1 D3404040			11437+	DC	CL8'VEVAL'	instruction name		
0000C610	0000C698			11438+	DC	A(RE233+16)	address of v2 source		
0000C614	0000C6A8			11439+	DC	A(RE233+32)	address of v3 source		
0000C618	0000C6B8			11440+	DC	A(RE233+48)	address of v4 source		
0000C61C	00000010			11441+	DC	A(16)	result length		
0000C620	0000C688			11442+REA233	DC	A(RE233)	result address		
0000C628	00000000 00000000			11443+	DS	FD	gap		
0000C630	00000000 00000000			11444+V10233	DS	XL16	V1 output		
0000C638	00000000 00000000								
0000C640	00000000 00000000			11445+	DS	FD	gap		
				11446+*					
0000C648				11447+X233	DS	0F			
0000C648	B982 0011			11448+	XGR	R1,R1			
0000C64C	4110 8E94		00001094	11449+	LA	R1,V1FUDGE	load v1 fudge		
0000C650	E711 0000 0006		00000000	11450+	VL	v1,0(R1)	use v21 to test decoder		
0000C656	E310 5010 0014		00000010	11451+	LGF	R1,V2ADDR	load v2 source		
0000C65C	E721 0000 0006		00000000	11452+	VL	v2,0(R1)	use v22 to test decoder		
0000C662	E310 5014 0014		00000014	11453+	LGF	R1,V3ADDR	load v3 source		
0000C668	E731 0000 0006		00000000	11454+	VL	v3,0(R1)	use v23 to test decoder		
0000C66E	E310 5018 0014		00000018	11455+	LGF	R1,V4ADDR	load v4 source		
0000C674	E741 0000 0006		00000000	11456+	VL	v4,0(R1)	use v24 to test decoder		
0000C67A				11459+	DS	0H	E788 VEVAL		
0000C67A	E7			11460+	DC	X'E7'	- Vector Evaluate		
0000C67B	12			11461+	DC	X'12'	v1, v2		
0000C67C	30			11462+	DC	X'30'	v3, reserved		
0000C67D	3D			11463+	DC	HL1'61'	i5		
0000C67E	40			11464+	DC	x'40'	v4, RXB		
0000C67F	88			11465+	DC	X'88'			
0000C680	E710 5030 000E		0000C630	11467+	VST	V1,V10233	save v1 output		
0000C686	07FB			11468+	BR	R11	return		
0000C688				11469+RE233	DC	0F	xl16 expected result		
0000C688				11470+	DROP	R5			
0000C688	33333333 77777777			11471	DC	XL16'33333333 77777777 DDDDDDDD AAAAAAAA'	result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000C690	DDDDDDDD	AAAAAAA							
0000C698	33333333	55555555		11472	DC	XL16'	33333333 55555555 99999999	AAAAAAA'	v2
0000C6A0	99999999	AAAAAAA							
0000C6A8	11111111	22222222		11473	DC	XL16'	11111111 22222222 44444444 88888888'		v3
0000C6B0	44444444	88888888							
0000C6B8	FFFFFFF	EEEEEEEE		11474	DC	XL16'	FFFFFFF EEEEEEE DDDDDDD	BBBBBBB'	v4
0000C6C0	DDDDDDDD	BBBBBBB							
				11475					
0000C6C8				11476	VRI_K	VEVAL, 61			
0000C6C8			0000C6C8	11477+	DS	0FD			
0000C6C8	0000C710			11478+	USING	*, R5	base for test data and test routine		
0000C6CC	00EA			11479+T234	DC	A(X234)	address of test routine		
0000C6CE	00			11480+	DC	H'234'	test number		
0000C6CF	3D			11481+	DC	X'00'			
0000C6D0	E5C5E5C1	D3404040		11482+	DC	HL1'61'	i5		
0000C6D8	0000C760			11483+	DC	CL8'VEVAL'	instruction name		
0000C6DC	0000C770			11484+	DC	A(RE234+16)	address of v2 source		
0000C6E0	0000C780			11485+	DC	A(RE234+32)	address of v3 source		
0000C6E4	00000010			11486+	DC	A(RE234+48)	address of v4 source		
0000C6E8	0000C750			11487+	DC	A(16)	result length		
0000C6F0	00000000	00000000		11488+REA234	DC	A(RE234)	result address		
0000C6F8	00000000	00000000		11489+	DS	FD	gap		
0000C700	00000000	00000000		11490+V10234	DS	XL16	V1 output		
0000C708	00000000	00000000							
				11491+	DS	FD	gap		
				11492+*					
0000C710				11493+X234	DS	0F			
0000C710	B982 0011			11494+	XGR	R1, R1			
0000C714	4110 8E94		00001094	11495+	LA	R1, V1FUDGE	load v1 fudge		
0000C718	E711 0000 0006		00000000	11496+	VL	v1, 0(R1)	use v21 to test decoder		
0000C71E	E310 5010 0014		00000010	11497+	LGF	R1, V2ADDR	load v2 source		
0000C724	E721 0000 0006		00000000	11498+	VL	v2, 0(R1)	use v22 to test decoder		
0000C72A	E310 5014 0014		00000014	11499+	LGF	R1, V3ADDR	load v3 source		
0000C730	E731 0000 0006		00000000	11500+	VL	v3, 0(R1)	use v23 to test decoder		
0000C736	E310 5018 0014		00000018	11501+	LGF	R1, V4ADDR	load v4 source		
0000C73C	E741 0000 0006		00000000	11502+	VL	v4, 0(R1)	use v24 to test decoder		
0000C742				11505+	DS	0H	E788 VEVAL		
0000C742	E7			11506+	DC	X'E7'	- Vector Evaluate		
0000C743	12			11507+	DC	X'12'	v1, v2		
0000C744	30			11508+	DC	X'30'	v3, reserved		
0000C745	3D			11509+	DC	HL1'61'	i5		
0000C746	40			11510+	DC	x'40'	v4, RXB		
0000C747	88			11511+	DC	X'88'			
0000C748	E710 5030 000E		0000C6F8	11513+	VST	V1, V10234	save v1 output		
0000C74E	07FB			11514+	BR	R11	return		
0000C750				11515+RE234	DC	0F	xl16 expected result		
0000C750				11516+	DROP	R5			
0000C750	66666666	EEEEEEEE		11517	DC	XL16'	66666666 EEEEEEE	BBBBBBB 77777777'	result
0000C758	BBBBBBB	77777777							
0000C760	33333333	55555555		11518	DC	XL16'	33333333 55555555 66666666 99999999'		v2
0000C768	66666666	99999999							
0000C770	77777777	BBBBBBB		11519	DC	XL16'	77777777 BBBBBBB DDDDDDD	EEEEEEEE'	v3
0000C778	DDDDDDDD	EEEEEEEE							
0000C780	AAAAAAA	CCCCCCC		11520	DC	XL16'	AAAAAAA CCCCCC	33333333 55555555'	v4

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000C788	33333333 55555555			11521					
				11522	* i5 = 62:	/* 00111 110 +++ */			
				11523	VRI_K	VEVAL, 62			
0000C790				11524+	DS	0FD			
0000C790		0000C790		11525+	USING	*, R5	base for test data and test routine		
0000C790	0000C7D8			11526+T235	DC	A(X235)	address of test routine		
0000C794	00EB			11527+	DC	H'235'	test number		
0000C796	00			11528+	DC	X'00'			
0000C797	3E			11529+	DC	HL1'62'	i5		
0000C798	E5C5E5C1 D3404040			11530+	DC	CL8'VEVAL'	instruction name		
0000C7A0	0000C828			11531+	DC	A(RE235+16)	address of v2 source		
0000C7A4	0000C838			11532+	DC	A(RE235+32)	address of v3 source		
0000C7A8	0000C848			11533+	DC	A(RE235+48)	address of v4 source		
0000C7AC	00000010			11534+	DC	A(16)	result length		
0000C7B0	0000C818			11535+REA235	DC	A(RE235)	result address		
0000C7B8	00000000 00000000			11536+	DS	FD	gap		
0000C7C0	00000000 00000000			11537+V10235	DS	XL16	V1 output		
0000C7C8	00000000 00000000								
0000C7D0	00000000 00000000			11538+	DS	FD	gap		
				11539+*					
0000C7D8				11540+X235	DS	0F			
0000C7D8	B982 0011			11541+	XGR	R1, R1			
0000C7DC	4110 8E94		00001094	11542+	LA	R1, V1FUDGE	load v1 fudge		
0000C7E0	E711 0000 0006		00000000	11543+	VL	v1, 0(R1)	use v21 to test decoder		
0000C7E6	E310 5010 0014		00000010	11544+	LGF	R1, V2ADDR	load v2 source		
0000C7EC	E721 0000 0006		00000000	11545+	VL	v2, 0(R1)	use v22 to test decoder		
0000C7F2	E310 5014 0014		00000014	11546+	LGF	R1, V3ADDR	load v3 source		
0000C7F8	E731 0000 0006		00000000	11547+	VL	v3, 0(R1)	use v23 to test decoder		
0000C7FE	E310 5018 0014		00000018	11548+	LGF	R1, V4ADDR	load v4 source		
0000C804	E741 0000 0006		00000000	11549+	VL	v4, 0(R1)	use v24 to test decoder		
0000C80A				11552+	DS	0H	E788 VEVAL		
0000C80A	E7			11553+	DC	X'E7'	- Vector Evaluate		
0000C80B	12			11554+	DC	X'12'	v1, v2		
0000C80C	30			11555+	DC	X'30'	v3, reserved		
0000C80D	3E			11556+	DC	HL1'62'	i5		
0000C80E	40			11557+	DC	x'40'	v4, RXB		
0000C80F	88			11558+	DC	X'88'			
0000C810	E710 5030 000E		0000C7C0	11560+	VST	V1, V10235	save v1 output		
0000C816	07FB			11561+	BR	R11	return		
0000C818				11562+RE235	DC	0F	xl16 expected result		
0000C818				11563+	DROP	R5			
0000C818	22222222 77777777			11564	DC	XL16'22222222 77777777 DDDDDDDD 22222222'	result		
0000C820	DDDDDDDD 22222222								
0000C828	33333333 55555555			11565	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000C830	99999999 AAAAAAAA								
0000C838	11111111 22222222			11566	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000C840	44444444 88888888								
0000C848	FFFFFFFF EEEEEEEE			11567	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000C850	DDDDDDDD BBBBBBBB								
				11568					
				11569	VRI_K	VEVAL, 62			
0000C858				11570+	DS	0FD			
0000C858		0000C858		11571+	USING	*, R5	base for test data and test routine		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000C858	0000C8A0			11572+T236	DC	A(X236)	address of test routine		
0000C85C	00EC			11573+	DC	H'236'	test number		
0000C85E	00			11574+	DC	X'00'			
0000C85F	3E			11575+	DC	HL1'62'	i5		
0000C860	E5C5E5C1 D3404040			11576+	DC	CL8'VEVAL'	instruction name		
0000C868	0000C8F0			11577+	DC	A(RE236+16)	address of v2 source		
0000C86C	0000C900			11578+	DC	A(RE236+32)	address of v3 source		
0000C870	0000C910			11579+	DC	A(RE236+48)	address of v4 source		
0000C874	00000010			11580+	DC	A(16)	result length		
0000C878	0000C8E0			11581+REA236	DC	A(RE236)	result address		
0000C880	00000000 00000000			11582+	DS	FD	gap		
0000C888	00000000 00000000			11583+V10236	DS	XL16	V1 output		
0000C890	00000000 00000000								
0000C898	00000000 00000000			11584+	DS	FD	gap		
				11585+*					
0000C8A0				11586+X236	DS	0F			
0000C8A0	B982 0011			11587+	XGR	R1,R1			
0000C8A4	4110 8E94		00001094	11588+	LA	R1,V1FUDGE	load v1 fudge		
0000C8A8	E711 0000 0006		00000000	11589+	VL	v1,0(R1)	use v21 to test decoder		
0000C8AE	E310 5010 0014		00000010	11590+	LGF	R1,V2ADDR	load v2 source		
0000C8B4	E721 0000 0006		00000000	11591+	VL	v2,0(R1)	use v22 to test decoder		
0000C8BA	E310 5014 0014		00000014	11592+	LGF	R1,V3ADDR	load v3 source		
0000C8C0	E731 0000 0006		00000000	11593+	VL	v3,0(R1)	use v23 to test decoder		
0000C8C6	E310 5018 0014		00000018	11594+	LGF	R1,V4ADDR	load v4 source		
0000C8CC	E741 0000 0006		00000000	11595+	VL	v4,0(R1)	use v24 to test decoder		
0000C8D2				11598+	DS	0H	E788 VEVAL		
0000C8D2	E7			11599+	DC	X'E7'	- Vector Evaluate		
0000C8D3	12			11600+	DC	X'12'	v1, v2		
0000C8D4	30			11601+	DC	X'30'	v3, reserved		
0000C8D5	3E			11602+	DC	HL1'62'	i5		
0000C8D6	40			11603+	DC	x'40'	v4, RXB		
0000C8D7	88			11604+	DC	X'88'			
0000C8D8	E710 5030 000E		0000C888	11606+	VST	V1,V10236	save v1 output		
0000C8DE	07FB			11607+	BR	R11	return		
0000C8E0				11608+RE236	DC	0F	xl16 expected result		
0000C8E0				11609+	DROP	R5			
0000C8E0	55555555 FFFFFFFF			11610	DC	XL16'55555555 FFFFFFFF FFFFFFFF FFFFFFFF'	result		
0000C8E8	FFFFFFFF FFFFFFFF								
0000C8F0	33333333 55555555			11611	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000C8F8	66666666 99999999								
0000C900	77777777 BBBB BBBB			11612	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000C908	DDDDDDDD EEEEEEEE								
0000C910	AAAAAAAA CCCCCCCC			11613	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000C918	33333333 55555555								
				11614					
				11615 * i5 = 63:	/*	00111 111 */			
				11616	VRI_K	VEVAL,63			
0000C920				11617+	DS	0FD			
0000C920		0000C920		11618+	USING	*,R5	base for test data and test routine		
0000C920	0000C968			11619+T237	DC	A(X237)	address of test routine		
0000C924	00ED			11620+	DC	H'237'	test number		
0000C926	00			11621+	DC	X'00'			
0000C927	3F			11622+	DC	HL1'63'	i5		
0000C928	E5C5E5C1 D3404040			11623+	DC	CL8'VEVAL'	instruction name		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000C930	0000C9B8			11624+	DC	A(RE237+16)	address of v2 source	
0000C934	0000C9C8			11625+	DC	A(RE237+32)	address of v3 source	
0000C938	0000C9D8			11626+	DC	A(RE237+48)	address of v4 source	
0000C93C	00000010			11627+	DC	A(16)	result length	
0000C940	0000C9A8			11628+REA237	DC	A(RE237)	result address	
0000C948	00000000 00000000			11629+	DS	FD	gap	
0000C950	00000000 00000000			11630+V10237	DS	XL16	V1 output	
0000C958	00000000 00000000							
0000C960	00000000 00000000			11631+	DS	FD	gap	
				11632+*				
0000C968				11633+X237	DS	0F		
0000C968	B982 0011			11634+	XGR	R1, R1		
0000C96C	4110 8E94		00001094	11635+	LA	R1, V1FUDGE	load v1 fudge	
0000C970	E711 0000 0006		00000000	11636+	VL	v1, 0(R1)	use v21 to test decoder	
0000C976	E310 5010 0014		00000010	11637+	LGF	R1, V2ADDR	load v2 source	
0000C97C	E721 0000 0006		00000000	11638+	VL	v2, 0(R1)	use v22 to test decoder	
0000C982	E310 5014 0014		00000014	11639+	LGF	R1, V3ADDR	load v3 source	
0000C988	E731 0000 0006		00000000	11640+	VL	v3, 0(R1)	use v23 to test decoder	
0000C98E	E310 5018 0014		00000018	11641+	LGF	R1, V4ADDR	load v4 source	
0000C994	E741 0000 0006		00000000	11642+	VL	v4, 0(R1)	use v24 to test decoder	
0000C99A				11645+	DS	0H	E788 VEVAL	
0000C99A	E7			11646+	DC	X'E7'	- Vector Evaluate	
0000C99B	12			11647+	DC	X'12'	v1, v2	
0000C99C	30			11648+	DC	X'30'	v3, reserved	
0000C99D	3F			11649+	DC	HL1'63'	i5	
0000C99E	40			11650+	DC	x'40'	v4, RXB	
0000C99F	88			11651+	DC	X'88'		
0000C9A0	E710 5030 000E		0000C950	11653+	VST	V1, V10237	save v1 output	
0000C9A6	07FB			11654+	BR	R11	return	
0000C9A8				11655+RE237	DC	0F	xl16 expected result	
0000C9A8				11656+	DROP	R5		
0000C9A8	33333333 77777777			11657	DC	XL16'33333333 77777777 DDDDDDDD AAAAAAAA'	result	
0000C9B0	DDDDDDDD AAAAAAAA							
0000C9B8	33333333 55555555			11658	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
0000C9C0	99999999 AAAAAAAA							
0000C9C8	11111111 22222222			11659	DC	XL16'11111111 22222222 44444444 88888888'	v3	
0000C9D0	44444444 88888888							
0000C9D8	FFFFFFFF EEEEEEEE			11660	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
0000C9E0	DDDDDDDD BBBB BBBB							
				11661				
0000C9E8				11662	VRI_K	VEVAL, 63		
0000C9E8		0000C9E8		11663+	DS	0FD		
0000C9E8	0000CA30			11664+	USING	*, R5	base for test data and test routine	
0000C9EC	00EE			11665+T238	DC	A(X238)	address of test routine	
0000C9EE	00			11666+	DC	H'238'	test number	
0000C9EF	3F			11667+	DC	X'00'		
0000C9F0	E5C5E5C1 D3404040			11668+	DC	HL1'63'	i5	
0000C9F8	0000CA80			11669+	DC	CL8'VEVAL'	instruction name	
0000C9FC	0000CA90			11670+	DC	A(RE238+16)	address of v2 source	
0000CA00	0000CAA0			11671+	DC	A(RE238+32)	address of v3 source	
0000CA04	00000010			11672+	DC	A(RE238+48)	address of v4 source	
0000CA08	00000010			11673+	DC	A(16)	result length	
0000CA08	0000CA70			11674+REA238	DC	A(RE238)	result address	
0000CA10	00000000 00000000			11675+	DS	FD	gap	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000CA18	00000000 00000000			11676+V10238	DS	XL16		V1 output	
0000CA20	00000000 00000000								
0000CA28	00000000 00000000			11677+ 11678+*	DS	FD		gap	
0000CA30				11679+X238	DS	0F			
0000CA30	B982 0011			11680+	XGR	R1,R1			
0000CA34	4110 8E94		00001094	11681+	LA	R1,V1FUDGE		load v1 fudge	
0000CA38	E711 0000 0006		00000000	11682+	VL	v1,0(R1)		use v21 to test decoder	
0000CA3E	E310 5010 0014		00000010	11683+	LGF	R1,V2ADDR		load v2 source	
0000CA44	E721 0000 0006		00000000	11684+	VL	v2,0(R1)		use v22 to test decoder	
0000CA4A	E310 5014 0014		00000014	11685+	LGF	R1,V3ADDR		load v3 source	
0000CA50	E731 0000 0006		00000000	11686+	VL	v3,0(R1)		use v23 to test decoder	
0000CA56	E310 5018 0014		00000018	11687+	LGF	R1,V4ADDR		load v4 source	
0000CA5C	E741 0000 0006		00000000	11688+	VL	v4,0(R1)		use v24 to test decoder	
0000CA62				11691+	DS	0H		E788 VEVAL	
0000CA62	E7			11692+	DC	X'E7'		- Vector Evaluate	
0000CA63	12			11693+	DC	X'12'		v1, v2	
0000CA64	30			11694+	DC	X'30'		v3, reserved	
0000CA65	3F			11695+	DC	HL1'63'		i5	
0000CA66	40			11696+	DC	x'40'		v4, RXB	
0000CA67	88			11697+	DC	X'88'			
0000CA68	E710 5030 000E		0000CA18	11699+	VST	V1,V10238		save v1 output	
0000CA6E	07FB			11700+	BR	R11		return	
0000CA70				11701+RE238	DC	0F		xl16 expected result	
0000CA70				11702+	DROP	R5			
0000CA70	77777777 FFFFFFFF			11703	DC	XL16'77777777 FFFFFFFF FFFFFFFF FFFFFFFF'		result	
0000CA78	FFFFFFFF FFFFFFFF								
0000CA80	33333333 55555555			11704	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000CA88	66666666 99999999								
0000CA90	77777777 BBBB BBBB			11705	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
0000CA98	DDDDDDDD EEEEEEEE								
0000CAA0	AAAAAAAA CCCCCCCC			11706	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
0000CAA8	33333333 55555555								
				11707					
				11708					
				11709 * Row 8					
				11710 * i5 = 64:		/* 01000 000 +++ */			
				11711	VRI_K	VEVAL, 64			
0000CAB0				11712+	DS	0FD			
0000CAB0		0000CAB0		11713+	USING	*,R5		base for test data and test routine	
0000CAB0	0000CAF8			11714+T239	DC	A(X239)		address of test routine	
0000CAB4	00EF			11715+	DC	H'239'		test number	
0000CAB6	00			11716+	DC	X'00'			
0000CAB7	40			11717+	DC	HL1'64'		i5	
0000CAB8	E5C5E5C1 D3404040			11718+	DC	CL8'VEVAL'		instruction name	
0000CAC0	0000CB48			11719+	DC	A(RE239+16)		address of v2 source	
0000CAC4	0000CB58			11720+	DC	A(RE239+32)		address of v3 source	
0000CAC8	0000CB68			11721+	DC	A(RE239+48)		address of v4 source	
0000CACC	00000010			11722+	DC	A(16)		result length	
0000CAD0	0000CB38			11723+REA239	DC	A(RE239)		result address	
0000CAD8	00000000 00000000			11724+	DS	FD		gap	
0000CAE0	00000000 00000000			11725+V10239	DS	XL16		V1 output	
0000CAE8	00000000 00000000								
0000CAF0	00000000 00000000			11726+	DS	FD		gap	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000CAF8				11727+*					
0000CAF8	B982 0011			11728+X239	DS	0F			
0000CAFC	4110 8E94		00001094	11729+	XGR	R1,R1			
0000CB00	E711 0000 0006		00000000	11730+	LA	R1,V1FUDGE	load v1 fudge		
0000CB06	E310 5010 0014		00000010	11731+	VL	v1,0(R1)	use v21 to test decoder		
0000CB0C	E721 0000 0006		00000000	11732+	LGF	R1,V2ADDR	load v2 source		
0000CB12	E310 5014 0014		00000014	11733+	VL	v2,0(R1)	use v22 to test decoder		
0000CB18	E731 0000 0006		00000000	11734+	LGF	R1,V3ADDR	load v3 source		
0000CB1E	E310 5018 0014		00000018	11735+	VL	v3,0(R1)	use v23 to test decoder		
0000CB24	E741 0000 0006		00000000	11736+	LGF	R1,V4ADDR	load v4 source		
				11737+	VL	v4,0(R1)	use v24 to test decoder		
0000CB2A				11740+	DS	0H	E788 VEVAL		
0000CB2A	E7			11741+	DC	X'E7'	- Vector Evaluate		
0000CB2B	12			11742+	DC	X'12'	v1, v2		
0000CB2C	30			11743+	DC	X'30'	v3, reserved		
0000CB2D	40			11744+	DC	HL1'64'	i5		
0000CB2E	40			11745+	DC	x'40'	v4, RXB		
0000CB2F	88			11746+	DC	X'88'			
0000CB30	E710 5030 000E		0000CAE0	11748+	VST	V1,V10239	save v1 output		
0000CB36	07FB			11749+	BR	R11	return		
0000CB38				11750+RE239	DC	0F	xl16 expected result		
0000CB38				11751+	DR0P	R5			
0000CB38	CCCCCCCC 88888888			11752	DC	XL16'CCCCCCCC 88888888 00000000 11111111'	result		
0000CB40	00000000 11111111								
0000CB48	33333333 55555555			11753	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000CB50	99999999 AAAAAAAA								
0000CB58	11111111 22222222			11754	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000CB60	44444444 88888888								
0000CB68	FFFFFFFF EEEEEEEE			11755	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000CB70	DDDDDDDD BBBBBBBB								
0000CB78				11756					
0000CB78				11757	VRI_K	VEVAL, 64			
0000CB78	0000CBC0	0000CB78		11758+	DS	0FD			
0000CB78				11759+	USING	*,R5	base for test data and test routine		
0000CB7C	00F0			11760+T240	DC	A(X240)	address of test routine		
0000CB7E	00			11761+	DC	H'240'	test number		
0000CB7F	40			11762+	DC	X'00'			
0000CB80	E5C5E5C1 D3404040			11763+	DC	HL1'64'	i5		
0000CB88	0000CC10			11764+	DC	CL8'VEVAL'	instruction name		
0000CB8C	0000CC20			11765+	DC	A(RE240+16)	address of v2 source		
0000CB90	0000CC30			11766+	DC	A(RE240+32)	address of v3 source		
0000CB94	00000010			11767+	DC	A(RE240+48)	address of v4 source		
0000CB98	0000CC00			11768+	DC	A(16)	result length		
0000CBA0	00000000 00000000			11769+REA240	DC	A(RE240)	result address		
0000CBA8	00000000 00000000			11770+	DS	FD	gap		
0000CBB0	00000000 00000000			11771+V10240	DS	XL16	V1 output		
0000CBB8	00000000 00000000								
0000CBB8				11772+	DS	FD	gap		
0000CBC0				11773+*					
0000CBC0	B982 0011			11774+X240	DS	0F			
0000CBC4	4110 8E94		00001094	11775+	XGR	R1,R1			
0000CBC8	E711 0000 0006		00000000	11776+	LA	R1,V1FUDGE	load v1 fudge		
0000CBCE	E310 5010 0014		00000010	11777+	VL	v1,0(R1)	use v21 to test decoder		
				11778+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000CBD4	E721 0000 0006		00000000	11779+	VL	v2,0(R1)	use v22 to test decoder	
0000CBDA	E310 5014 0014		00000014	11780+	LGF	R1,V3ADDR	load v3 source	
0000CBE0	E731 0000 0006		00000000	11781+	VL	v3,0(R1)	use v23 to test decoder	
0000CBE6	E310 5018 0014		00000018	11782+	LGF	R1,V4ADDR	load v4 source	
0000CBEC	E741 0000 0006		00000000	11783+	VL	v4,0(R1)	use v24 to test decoder	
0000CBF2				11786+	DS	0H	E788 VEVAL	
0000CBF2	E7			11787+	DC	X'E7'	- Vector Evaluate	
0000CBF3	12			11788+	DC	X'12'	v1, v2	
0000CBF4	30			11789+	DC	X'30'	v3, reserved	
0000CBF5	40			11790+	DC	HL1'64'	i5	
0000CBF6	40			11791+	DC	x'40'	v4, RXB	
0000CBF7	88			11792+	DC	X'88'		
0000CBF8	E710 5030 000E		0000CBA8	11794+	VST	V1,V10240	save v1 output	
0000CBFE	07FB			11795+	BR	R11	return	
0000CC00				11796+RE240	DC	0F	xl16 expected result	
0000CC00				11797+	DROP	R5		
0000CC00	88888888 00000000			11798	DC	XL16'88888888 00000000 00000000 00000000'	result	
0000CC08	00000000 00000000							
0000CC10	33333333 55555555			11799	DC	XL16'33333333 55555555 66666666 99999999'	v2	
0000CC18	66666666 99999999							
0000CC20	77777777 BBBB BBBB			11800	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
0000CC28	DDDDDDDD EEEEEEEE							
0000CC30	AAAAAAAA CCCCCCCC			11801	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000CC38	33333333 55555555							
				11802				
				11803 * i5 = 65:	/*	01000 001 +++ */		
				11804	VRI_K	VEVAL,65		
0000CC40				11805+	DS	0FD		
0000CC40		0000CC40		11806+	USING	*,R5	base for test data and test routine	
0000CC40	0000CC88			11807+T241	DC	A(X241)	address of test routine	
0000CC44	00F1			11808+	DC	H'241'	test number	
0000CC46	00			11809+	DC	X'00'		
0000CC47	41			11810+	DC	HL1'65'	i5	
0000CC48	E5C5E5C1 D3404040			11811+	DC	CL8'VEVAL'	instruction name	
0000CC50	0000CCD8			11812+	DC	A(RE241+16)	address of v2 source	
0000CC54	0000CCE8			11813+	DC	A(RE241+32)	address of v3 source	
0000CC58	0000CCF8			11814+	DC	A(RE241+48)	address of v4 source	
0000CC5C	00000010			11815+	DC	A(16)	result length	
0000CC60	0000CCC8			11816+REA241	DC	A(RE241)	result address	
0000CC68	00000000 00000000			11817+	DS	FD	gap	
0000CC70	00000000 00000000			11818+V10241	DS	XL16	V1 output	
0000CC78	00000000 00000000							
0000CC80	00000000 00000000			11819+	DS	FD	gap	
				11820+*				
0000CC88				11821+X241	DS	0F		
0000CC88	B982 0011			11822+	XGR	R1,R1		
0000CC8C	4110 8E94		00001094	11823+	LA	R1,V1FUDGE	load v1 fudge	
0000CC90	E711 0000 0006		00000000	11824+	VL	v1,0(R1)	use v21 to test decoder	
0000CC96	E310 5010 0014		00000010	11825+	LGF	R1,V2ADDR	load v2 source	
0000CC9C	E721 0000 0006		00000000	11826+	VL	v2,0(R1)	use v22 to test decoder	
0000CCA2	E310 5014 0014		00000014	11827+	LGF	R1,V3ADDR	load v3 source	
0000CCA8	E731 0000 0006		00000000	11828+	VL	v3,0(R1)	use v23 to test decoder	
0000CCAE	E310 5018 0014		00000018	11829+	LGF	R1,V4ADDR	load v4 source	
0000CCB4	E741 0000 0006		00000000	11830+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000CCBA				11833+	DS	0H		E788 VEVAL	
0000CCBA	E7			11834+	DC	X'E7'		- Vector Evaluate	
0000CCBB	12			11835+	DC	X'12'		v1, v2	
0000CCBC	30			11836+	DC	X'30'		v3, reserved	
0000CCBD	41			11837+	DC	HL1'65'		i5	
0000CCBE	40			11838+	DC	x'40'		v4, RXB	
0000CCBF	88			11839+	DC	X'88'			
0000CCC0	E710 5030 000E		0000CC70	11841+	VST	V1,V10241		save v1 output	
0000CCC6	07FB			11842+	BR	R11		return	
0000CCC8				11843+RE241	DC	0F		xl16 expected result	
0000CCC8				11844+	DR0P	R5			
0000CCC8	DDDDDDDD 88888888			11845	DC	XL16'DDDDDDDD 88888888 00000000 99999999'		result	
0000CCD0	00000000 99999999								
0000CCD8	33333333 55555555			11846	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
0000CCE0	99999999 AAAAAAAA								
0000CCE8	11111111 22222222			11847	DC	XL16'11111111 22222222 44444444 88888888'		v3	
0000CCF0	44444444 88888888								
0000CCF8	FFFFFFFF EEEEEEEE			11848	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
0000CD00	DDDDDDDD BBBBBBBB								
				11849					
				11850	VRI_K	VEVAL, 65			
0000CD08				11851+	DS	0FD			
0000CD08		0000CD08		11852+	USING	*,R5		base for test data and test routine	
0000CD08	0000CD50			11853+T242	DC	A(X242)		address of test routine	
0000CD0C	00F2			11854+	DC	H'242'		test number	
0000CD0E	00			11855+	DC	X'00'			
0000CD0F	41			11856+	DC	HL1'65'		i5	
0000CD10	E5C5E5C1 D3404040			11857+	DC	CL8'VEVAL'		instruction name	
0000CD18	0000CDA0			11858+	DC	A(RE242+16)		address of v2 source	
0000CD1C	0000CDB0			11859+	DC	A(RE242+32)		address of v3 source	
0000CD20	0000CDC0			11860+	DC	A(RE242+48)		address of v4 source	
0000CD24	00000010			11861+	DC	A(16)		result length	
0000CD28	0000CD90			11862+REA242	DC	A(RE242)		result address	
0000CD30	00000000 00000000			11863+	DS	FD		gap	
0000CD38	00000000 00000000			11864+V10242	DS	XL16		V1 output	
0000CD40	00000000 00000000								
0000CD48	00000000 00000000			11865+	DS	FD		gap	
				11866+*					
0000CD50				11867+X242	DS	0F			
0000CD50	B982 0011			11868+	XGR	R1,R1			
0000CD54	4110 8E94		00001094	11869+	LA	R1,V1FUDGE		load v1 fudge	
0000CD58	E711 0000 0006		00000000	11870+	VL	v1,0(R1)		use v21 to test decoder	
0000CD5E	E310 5010 0014		00000010	11871+	LGF	R1,V2ADDR		load v2 source	
0000CD64	E721 0000 0006		00000000	11872+	VL	v2,0(R1)		use v22 to test decoder	
0000CD6A	E310 5014 0014		00000014	11873+	LGF	R1,V3ADDR		load v3 source	
0000CD70	E731 0000 0006		00000000	11874+	VL	v3,0(R1)		use v23 to test decoder	
0000CD76	E310 5018 0014		00000018	11875+	LGF	R1,V4ADDR		load v4 source	
0000CD7C	E741 0000 0006		00000000	11876+	VL	v4,0(R1)		use v24 to test decoder	
0000CD82				11879+	DS	0H		E788 VEVAL	
0000CD82	E7			11880+	DC	X'E7'		- Vector Evaluate	
0000CD83	12			11881+	DC	X'12'		v1, v2	
0000CD84	30			11882+	DC	X'30'		v3, reserved	
0000CD85	41			11883+	DC	HL1'65'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000CD86	40			11884+	DC	x'40'	v4, RXB		
0000CD87	88			11885+	DC	X'88'			
0000CD88	E710 5030 000E		0000CD38	11887+	VST	V1,V10242	save v1 output		
0000CD8E	07FB			11888+	BR	R11	return		
0000CD90				11889+RE242	DC	0F	xl16 expected result		
0000CD90				11890+	DROP	R5			
0000CD90	AAAAAAAA 00000000			11891	DC	XL16'AAAAAAAA 00000000 00000000 00000000'	result		
0000CD98	00000000 00000000								
0000CDA0	33333333 55555555			11892	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000CDA8	66666666 99999999								
0000CDB0	77777777 BBBB BBBB			11893	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000CDB8	DDDDDDDD EEEEEEEE								
0000CDC0	AAAAAAAA CCCCCCCC			11894	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000CDC8	33333333 55555555								
				11895					
				11896 * i5 = 66:		/* 01000 010 +++ */			
0000CDD0				11897	VRI_K	VEVAL,66			
0000CDD0		0000CDD0		11898+	DS	0FD			
0000CDD0	0000CE18			11899+	USING	*,R5	base for test data and test routine		
0000CDD4	00F3			11900+T243	DC	A(X243)	address of test routine		
0000CDD6	00			11901+	DC	H'243'	test number		
0000CDD7	42			11902+	DC	X'00'			
0000CDD8	E5C5E5C1 D3404040			11903+	DC	HL1'66'	i5		
0000CDE0	0000CE68			11904+	DC	CL8'VEVAL'	instruction name		
0000CDE4	0000CE78			11905+	DC	A(RE243+16)	address of v2 source		
0000CDE8	0000CE88			11906+	DC	A(RE243+32)	address of v3 source		
0000CDEC	00000010			11907+	DC	A(RE243+48)	address of v4 source		
0000CDF0	0000CE58			11908+	DC	A(16)	result length		
0000CDF8	00000000 00000000			11909+REA243	DC	A(RE243)	result address		
0000CE00	00000000 00000000			11910+	DS	FD	gap		
0000CE08	00000000 00000000			11911+V10243	DS	XL16	V1 output		
0000CE10	00000000 00000000								
				11912+	DS	FD	gap		
				11913+*					
0000CE18				11914+X243	DS	0F			
0000CE18	B982 0011			11915+	XGR	R1,R1			
0000CE1C	4110 8E94		00001094	11916+	LA	R1,V1FUDGE	load v1 fudge		
0000CE20	E711 0000 0006		00000000	11917+	VL	v1,0(R1)	use v21 to test decoder		
0000CE26	E310 5010 0014		00000010	11918+	LGF	R1,V2ADDR	load v2 source		
0000CE2C	E721 0000 0006		00000000	11919+	VL	v2,0(R1)	use v22 to test decoder		
0000CE32	E310 5014 0014		00000014	11920+	LGF	R1,V3ADDR	load v3 source		
0000CE38	E731 0000 0006		00000000	11921+	VL	v3,0(R1)	use v23 to test decoder		
0000CE3E	E310 5018 0014		00000018	11922+	LGF	R1,V4ADDR	load v4 source		
0000CE44	E741 0000 0006		00000000	11923+	VL	v4,0(R1)	use v24 to test decoder		
0000CE4A				11926+	DS	0H	E788 VEVAL		
0000CE4A	E7			11927+	DC	X'E7'	- Vector Evaluate		
0000CE4B	12			11928+	DC	X'12'	v1, v2		
0000CE4C	30			11929+	DC	X'30'	v3, reserved		
0000CE4D	42			11930+	DC	HL1'66'	i5		
0000CE4E	40			11931+	DC	x'40'	v4, RXB		
0000CE4F	88			11932+	DC	X'88'			
0000CE50	E710 5030 000E		0000CE00	11934+	VST	V1,V10243	save v1 output		
0000CE56	07FB			11935+	BR	R11	return		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000CE58				11936+RE243	DC	0F	xl16 expected result		
0000CE58				11937+	DR0P	R5			
0000CE58	CCCCCCCC	88888888		11938	DC	XL16'	CCCCCCCC	88888888	00000000 11111111' result
0000CE60	00000000	11111111							
0000CE68	33333333	55555555		11939	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
0000CE70	99999999	AAAAAAA							
0000CE78	11111111	22222222		11940	DC	XL16'	11111111	22222222	44444444 88888888' v3
0000CE80	44444444	88888888							
0000CE88	FFFFFFFF	EEEEEEEE		11941	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBB BBBB' v4
0000CE90	DDDDDDDD	BBBBBBBB							
				11942					
0000CE98				11943	VRI_K	VEVAL, 66			
0000CE98			0000CE98	11944+	DS	0FD			
0000CE98	0000CEE0			11945+	USING	*, R5	base for test data and test routine		
0000CE9C	00F4			11946+T244	DC	A(X244)	address of test routine		
0000CE9E	00			11947+	DC	H'244'	test number		
0000CE9F	42			11948+	DC	X'00'			
0000CEA0	E5C5E5C1	D3404040		11949+	DC	HL1'66'	i5		
0000CEA8	0000CF30			11950+	DC	CL8'VEVAL'	instruction name		
0000CEAC	0000CF40			11951+	DC	A(RE244+16)	address of v2 source		
0000CEB0	0000CF50			11952+	DC	A(RE244+32)	address of v3 source		
0000CEB4	00000010			11953+	DC	A(RE244+48)	address of v4 source		
0000CEB8	0000CF20			11954+	DC	A(16)	result length		
0000CEC0	00000000	00000000		11955+REA244	DC	A(RE244)	result address		
0000CEC8	00000000	00000000		11956+	DS	FD	gap		
0000CED0	00000000	00000000		11957+V10244	DS	XL16	V1 output		
0000CED8	00000000	00000000							
				11958+	DS	FD	gap		
				11959+*					
0000CEE0				11960+X244	DS	0F			
0000CEE0	B982	0011		11961+	XGR	R1, R1			
0000CEE4	4110	8E94	00001094	11962+	LA	R1, V1FUDGE	load v1 fudge		
0000CEE8	E711	0000	0006	11963+	VL	v1, 0(R1)	use v21 to test decoder		
0000CEE	E310	5010	0014	11964+	LGF	R1, V2ADDR	load v2 source		
0000CEF4	E721	0000	0006	11965+	VL	v2, 0(R1)	use v22 to test decoder		
0000CEFA	E310	5014	0014	11966+	LGF	R1, V3ADDR	load v3 source		
0000CF00	E731	0000	0006	11967+	VL	v3, 0(R1)	use v23 to test decoder		
0000CF06	E310	5018	0014	11968+	LGF	R1, V4ADDR	load v4 source		
0000CF0C	E741	0000	0006	11969+	VL	v4, 0(R1)	use v24 to test decoder		
0000CF12				11972+	DS	0H	E788 VEVAL		
0000CF12	E7			11973+	DC	X'E7'	- Vector Evaluate		
0000CF13	12			11974+	DC	X'12'	v1, v2		
0000CF14	30			11975+	DC	X'30'	v3, reserved		
0000CF15	42			11976+	DC	HL1'66'	i5		
0000CF16	40			11977+	DC	x'40'	v4, RXB		
0000CF17	88			11978+	DC	X'88'			
0000CF18	E710	5030	000E	0000CEC8	VST	V1, V10244	save v1 output		
0000CF1E	07FB			11981+	BR	R11	return		
0000CF20				11982+RE244	DC	0F	xl16 expected result		
0000CF20				11983+	DR0P	R5			
0000CF20	99999999	11111111		11984	DC	XL16'	99999999	11111111	44444444 88888888' result
0000CF28	44444444	88888888							
0000CF30	33333333	55555555		11985	DC	XL16'	33333333	55555555	66666666 99999999' v2
0000CF38	66666666	99999999							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000CF40	77777777	BBBBBBBB		11986	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
0000CF48	DDDDDDDD	EEEEEEEE							
0000CF50	AAAAAAAA	CCCCCCCC		11987	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
0000CF58	33333333	55555555							
				11988					
				11989	*	i5 =	67:	/*	01000 011 +++ */
				11990	VRI_K		VEVAL,	67	
0000CF60				11991+	DS		0FD		
0000CF60			0000CF60	11992+	USING	*	R5		base for test data and test routine
0000CF60	0000CFA8			11993+T245	DC	A(X245)			address of test routine
0000CF64	00F5			11994+	DC	H'245'			test number
0000CF66	00			11995+	DC	X'00'			
0000CF67	43			11996+	DC	HL1'67'			i5
0000CF68	E5C5E5C1	D3404040		11997+	DC	CL8'VEVAL'			instruction name
0000CF70	0000CFF8			11998+	DC	A(RE245+16)			address of v2 source
0000CF74	0000D008			11999+	DC	A(RE245+32)			address of v3 source
0000CF78	0000D018			12000+	DC	A(RE245+48)			address of v4 source
0000CF7C	00000010			12001+	DC	A(16)			result length
0000CF80	0000CFE8			12002+REA245	DC	A(RE245)			result address
0000CF88	00000000	00000000		12003+	DS	FD			gap
0000CF90	00000000	00000000		12004+V10245	DS	XL16			V1 output
0000CF98	00000000	00000000							
0000CFA0	00000000	00000000		12005+	DS	FD			gap
				12006+*					
0000CFA8				12007+X245	DS	0F			
0000CFA8	B982	0011		12008+	XGR	R1,R1			
0000CFAC	4110	8E94	00001094	12009+	LA	R1,V1FUDGE			load v1 fudge
0000CFB0	E711	0000	0006	12010+	VL	v1,0(R1)			use v21 to test decoder
0000CFB6	E310	5010	0014	12011+	LGF	R1,V2ADDR			load v2 source
0000CFBC	E721	0000	0006	12012+	VL	v2,0(R1)			use v22 to test decoder
0000CFC2	E310	5014	0014	12013+	LGF	R1,V3ADDR			load v3 source
0000CFC8	E731	0000	0006	12014+	VL	v3,0(R1)			use v23 to test decoder
0000CFCE	E310	5018	0014	12015+	LGF	R1,V4ADDR			load v4 source
0000CFD4	E741	0000	0006	12016+	VL	v4,0(R1)			use v24 to test decoder
0000CFDA				12019+	DS	0H			E788 VEVAL
0000CFDA	E7			12020+	DC	X'E7'			- Vector Evaluate
0000CFDB	12			12021+	DC	X'12'			v1, v2
0000CFDC	30			12022+	DC	X'30'			v3, reserved
0000CFDD	43			12023+	DC	HL1'67'			i5
0000CFDE	40			12024+	DC	x'40'			v4, RXB
0000CFDF	88			12025+	DC	X'88'			
0000CFE0	E710	5030	000E	0000CF90	12027+	VST	V1,V10245		save v1 output
0000CFE6	07FB			12028+	BR	R11			return
0000CFE8				12029+RE245	DC	0F			xl16 expected result
0000CFE8				12030+	DROP	R5			
0000CFE8	DDDDDDDD	88888888		12031	DC	XL16'	DDDDDDDD	88888888	00000000 99999999' result
0000CFF0	00000000	99999999							
0000CFF8	33333333	55555555		12032	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
0000D000	99999999	AAAAAAAA							
0000D008	11111111	22222222		12033	DC	XL16'	11111111	22222222	44444444 88888888' v3
0000D010	44444444	88888888							
0000D018	FFFFFFFF	EEEEEEEE		12034	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBBBBBB' v4
0000D020	DDDDDDDD	BBBBBBBB							
				12035					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				12036	VRI_K	VEVAL, 67			
0000D028				12037+	DS	0FD			
0000D028		0000D028		12038+	USING	*, R5		base for test data and test routine	
0000D028	0000D070			12039+T246	DC	A(X246)		address of test routine	
0000D02C	00F6			12040+	DC	H'246'		test number	
0000D02E	00			12041+	DC	X'00'			
0000D02F	43			12042+	DC	HL1'67'		i5	
0000D030	E5C5E5C1 D3404040			12043+	DC	CL8'VEVAL'		instruction name	
0000D038	0000D0C0			12044+	DC	A(RE246+16)		address of v2 source	
0000D03C	0000D0D0			12045+	DC	A(RE246+32)		address of v3 source	
0000D040	0000D0E0			12046+	DC	A(RE246+48)		address of v4 source	
0000D044	00000010			12047+	DC	A(16)		result length	
0000D048	0000D0B0			12048+REA246	DC	A(RE246)		result address	
0000D050	00000000 00000000			12049+	DS	FD		gap	
0000D058	00000000 00000000			12050+V10246	DS	XL16		V1 output	
0000D060	00000000 00000000								
0000D068	00000000 00000000			12051+	DS	FD		gap	
				12052+*					
0000D070				12053+X246	DS	0F			
0000D070	B982 0011			12054+	XGR	R1, R1			
0000D074	4110 8E94		00001094	12055+	LA	R1, V1FUDGE		load v1 fudge	
0000D078	E711 0000 0006		00000000	12056+	VL	v1, 0(R1)		use v21 to test decoder	
0000D07E	E310 5010 0014		00000010	12057+	LGF	R1, V2ADDR		load v2 source	
0000D084	E721 0000 0006		00000000	12058+	VL	v2, 0(R1)		use v22 to test decoder	
0000D08A	E310 5014 0014		00000014	12059+	LGF	R1, V3ADDR		load v3 source	
0000D090	E731 0000 0006		00000000	12060+	VL	v3, 0(R1)		use v23 to test decoder	
0000D096	E310 5018 0014		00000018	12061+	LGF	R1, V4ADDR		load v4 source	
0000D09C	E741 0000 0006		00000000	12062+	VL	v4, 0(R1)		use v24 to test decoder	
0000D0A2				12065+	DS	0H		E788 VEVAL	
0000D0A2	E7			12066+	DC	X'E7'		- Vector Evaluate	
0000D0A3	12			12067+	DC	X'12'		v1, v2	
0000D0A4	30			12068+	DC	X'30'		v3, reserved	
0000D0A5	43			12069+	DC	HL1'67'		i5	
0000D0A6	40			12070+	DC	x'40'		v4, RXB	
0000D0A7	88			12071+	DC	X'88'			
0000D0A8	E710 5030 000E		0000D058	12073+	VST	V1, V10246		save v1 output	
0000D0AE	07FB			12074+	BR	R11		return	
0000D0B0				12075+RE246	DC	0F		xl16 expected result	
0000D0B0				12076+	DROP	R5			
0000D0B0	BBBBBBBB 11111111			12077	DC	XL16'BBBBBBBB 11111111 44444444 88888888'		result	
0000D0B8	44444444 88888888								
0000D0C0	33333333 55555555			12078	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000D0C8	66666666 99999999								
0000D0D0	77777777 BBBBBBBB			12079	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'		v3	
0000D0D8	DDDDDDDD EEEEEEEE								
0000D0E0	AAAAAAAA CCCCCCCC			12080	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
0000D0E8	33333333 55555555								
				12081					
				12082 * i5 = 68:	/*	01000 100 */			
				12083	VRI_K	VEVAL, 68			
0000D0F0				12084+	DS	0FD			
0000D0F0		0000D0F0		12085+	USING	*, R5		base for test data and test routine	
0000D0F0	0000D138			12086+T247	DC	A(X247)		address of test routine	
0000D0F4	00F7			12087+	DC	H'247'		test number	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000D0F6	00			12088+	DC	X'00'			
0000D0F7	44			12089+	DC	HL1'68'	i5		
0000D0F8	E5C5E5C1	D3404040		12090+	DC	CL8'VEVAL'	instruction name		
0000D100	0000D188			12091+	DC	A(RE247+16)	address of v2 source		
0000D104	0000D198			12092+	DC	A(RE247+32)	address of v3 source		
0000D108	0000D1A8			12093+	DC	A(RE247+48)	address of v4 source		
0000D10C	00000010			12094+	DC	A(16)	result length		
0000D110	0000D178			12095+REA247	DC	A(RE247)	result address		
0000D118	00000000	00000000		12096+	DS	FD	gap		
0000D120	00000000	00000000		12097+V10247	DS	XL16	V1 output		
0000D128	00000000	00000000							
0000D130	00000000	00000000		12098+	DS	FD	gap		
				12099+*					
0000D138				12100+X247	DS	0F			
0000D138	B982 0011			12101+	XGR	R1,R1			
0000D13C	4110 8E94		00001094	12102+	LA	R1,V1FUDGE	load v1 fudge		
0000D140	E711 0000 0006		00000000	12103+	VL	v1,0(R1)	use v21 to test decoder		
0000D146	E310 5010 0014		00000010	12104+	LGF	R1,V2ADDR	load v2 source		
0000D14C	E721 0000 0006		00000000	12105+	VL	v2,0(R1)	use v22 to test decoder		
0000D152	E310 5014 0014		00000014	12106+	LGF	R1,V3ADDR	load v3 source		
0000D158	E731 0000 0006		00000000	12107+	VL	v3,0(R1)	use v23 to test decoder		
0000D15E	E310 5018 0014		00000018	12108+	LGF	R1,V4ADDR	load v4 source		
0000D164	E741 0000 0006		00000000	12109+	VL	v4,0(R1)	use v24 to test decoder		
0000D16A				12112+	DS	0H	E788 VEVAL		
0000D16A	E7			12113+	DC	X'E7'	- Vector Evaluate		
0000D16B	12			12114+	DC	X'12'	v1, v2		
0000D16C	30			12115+	DC	X'30'	v3, reserved		
0000D16D	44			12116+	DC	HL1'68'	i5		
0000D16E	40			12117+	DC	x'40'	v4, RXB		
0000D16F	88			12118+	DC	X'88'			
0000D170	E710 5030 000E		0000D120	12120+	VST	V1,V10247	save v1 output		
0000D176	07FB			12121+	BR	R11	return		
0000D178				12122+RE247	DC	0F	xl16 expected result		
0000D178				12123+	DROP	R5			
0000D178	EEEEEEEE	CCCCCCCC		12124	DC	XL16'EEEEEEEE CCCCCCCC 99999999 33333333'	result		
0000D180	99999999	33333333							
0000D188	33333333	55555555		12125	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000D190	99999999	AAAAAAA							
0000D198	11111111	22222222		12126	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000D1A0	44444444	88888888							
0000D1A8	FFFFFFFF	EEEEEEEE		12127	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
0000D1B0	DDDDDDDD	BBBBBBBB							
				12128					
				12129	VRI_K	VEVAL, 68			
0000D1B8				12130+	DS	0FD			
0000D1B8		0000D1B8		12131+	USING	*,R5	base for test data and test routine		
0000D1B8	0000D200			12132+T248	DC	A(X248)	address of test routine		
0000D1BC	00F8			12133+	DC	H'248'	test number		
0000D1BE	00			12134+	DC	X'00'			
0000D1BF	44			12135+	DC	HL1'68'	i5		
0000D1C0	E5C5E5C1	D3404040		12136+	DC	CL8'VEVAL'	instruction name		
0000D1C8	0000D250			12137+	DC	A(RE248+16)	address of v2 source		
0000D1CC	0000D260			12138+	DC	A(RE248+32)	address of v3 source		
0000D1D0	0000D270			12139+	DC	A(RE248+48)	address of v4 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000D1D4	00000010			12140+	DC	A(16)		result length	
0000D1D8	0000D240			12141+REA248	DC	A(RE248)		result address	
0000D1E0	00000000 00000000			12142+	DS	FD		gap	
0000D1E8	00000000 00000000			12143+V10248	DS	XL16		V1 output	
0000D1F0	00000000 00000000								
0000D1F8	00000000 00000000			12144+	DS	FD		gap	
				12145+*					
0000D200				12146+X248	DS	0F			
0000D200	B982 0011			12147+	XGR	R1,R1			
0000D204	4110 8E94		00001094	12148+	LA	R1,V1FUDGE		load v1 fudge	
0000D208	E711 0000 0006		00000000	12149+	VL	v1,0(R1)		use v21 to test decoder	
0000D20E	E310 5010 0014		00000010	12150+	LGF	R1,V2ADDR		load v2 source	
0000D214	E721 0000 0006		00000000	12151+	VL	v2,0(R1)		use v22 to test decoder	
0000D21A	E310 5014 0014		00000014	12152+	LGF	R1,V3ADDR		load v3 source	
0000D220	E731 0000 0006		00000000	12153+	VL	v3,0(R1)		use v23 to test decoder	
0000D226	E310 5018 0014		00000018	12154+	LGF	R1,V4ADDR		load v4 source	
0000D22C	E741 0000 0006		00000000	12155+	VL	v4,0(R1)		use v24 to test decoder	
0000D232				12158+	DS	0H		E788 VEVAL	
0000D232	E7			12159+	DC	X'E7'		- Vector Evaluate	
0000D233	12			12160+	DC	X'12'		v1, v2	
0000D234	30			12161+	DC	X'30'		v3, reserved	
0000D235	44			12162+	DC	HL1'68'		i5	
0000D236	40			12163+	DC	x'40'		v4, RXB	
0000D237	88			12164+	DC	X'88'			
0000D238	E710 5030 000E		0000D1E8	12166+	VST	V1,V10248		save v1 output	
0000D23E	07FB			12167+	BR	R11		return	
0000D240				12168+RE248	DC	0F		xl16 expected result	
0000D240				12169+	DROP	R5			
0000D240	88888888 44444444			12170	DC	XL16'88888888 44444444 22222222 11111111'		result	
0000D248	22222222 11111111								
0000D250	33333333 55555555			12171	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000D258	66666666 99999999								
0000D260	77777777 BBBB BBBB			12172	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
0000D268	DDDDDDDD EEEEEEEE								
0000D270	AAAAAAAA CCCCCCCC			12173	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
0000D278	33333333 55555555								
				12174					
				12175 * i5 = 69:		/* 01000 101 +++ */			
				12176	VRI_K	VEVAL,69			
0000D280				12177+	DS	0FD			
0000D280		0000D280		12178+	USING	*,R5		base for test data and test routine	
0000D280	0000D2C8			12179+T249	DC	A(X249)		address of test routine	
0000D284	00F9			12180+	DC	H'249'		test number	
0000D286	00			12181+	DC	X'00'			
0000D287	45			12182+	DC	HL1'69'		i5	
0000D288	E5C5E5C1 D3404040			12183+	DC	CL8'VEVAL'		instruction name	
0000D290	0000D318			12184+	DC	A(RE249+16)		address of v2 source	
0000D294	0000D328			12185+	DC	A(RE249+32)		address of v3 source	
0000D298	0000D338			12186+	DC	A(RE249+48)		address of v4 source	
0000D29C	00000010			12187+	DC	A(16)		result length	
0000D2A0	0000D308			12188+REA249	DC	A(RE249)		result address	
0000D2A8	00000000 00000000			12189+	DS	FD		gap	
0000D2B0	00000000 00000000			12190+V10249	DS	XL16		V1 output	
0000D2B8	00000000 00000000								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000D2C0	00000000 00000000			12191+ 12192+*	DS	FD	gap		
0000D2C8				12193+X249	DS	0F			
0000D2C8	B982 0011			12194+	XGR	R1,R1			
0000D2CC	4110 8E94		00001094	12195+	LA	R1,V1FUDGE	load v1 fudge		
0000D2D0	E711 0000 0006		00000000	12196+	VL	v1,0(R1)	use v21 to test decoder		
0000D2D6	E310 5010 0014		00000010	12197+	LGF	R1,V2ADDR	load v2 source		
0000D2DC	E721 0000 0006		00000000	12198+	VL	v2,0(R1)	use v22 to test decoder		
0000D2E2	E310 5014 0014		00000014	12199+	LGF	R1,V3ADDR	load v3 source		
0000D2E8	E731 0000 0006		00000000	12200+	VL	v3,0(R1)	use v23 to test decoder		
0000D2EE	E310 5018 0014		00000018	12201+	LGF	R1,V4ADDR	load v4 source		
0000D2F4	E741 0000 0006		00000000	12202+	VL	v4,0(R1)	use v24 to test decoder		
0000D2FA				12205+	DS	0H	E788 VEVAL		
0000D2FA	E7			12206+	DC	X'E7'	- Vector Evaluate		
0000D2FB	12			12207+	DC	X'12'	v1, v2		
0000D2FC	30			12208+	DC	X'30'	v3, reserved		
0000D2FD	45			12209+	DC	HL1'69'	i5		
0000D2FE	40			12210+	DC	x'40'	v4, RXB		
0000D2FF	88			12211+	DC	X'88'			
0000D300	E710 5030 000E		0000D2B0	12213+	VST	V1,V10249	save v1 output		
0000D306	07FB			12214+	BR	R11	return		
0000D308				12215+RE249	DC	0F	xl16 expected result		
0000D308				12216+	DROP	R5			
0000D308	FFFFFFFF CCCCCCCC			12217	DC	XL16'FFFFFFFF CCCCCCCC 99999999 BBBB BBBB'	result		
0000D310	99999999 BBBB BBBB								
0000D318	33333333 55555555			12218	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000D320	99999999 AAAAAAAA								
0000D328	11111111 22222222			12219	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000D330	44444444 88888888								
0000D338	FFFFFFFF EEEEEEEE			12220	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
0000D340	DDDDDDDD BBBB BBBB								
				12221					
				12222	VRI_K	VEVAL, 69			
0000D348				12223+	DS	0FD			
0000D348		0000D348		12224+	USING	*,R5	base for test data and test routine		
0000D348	0000D390			12225+T250	DC	A(X250)	address of test routine		
0000D34C	00FA			12226+	DC	H'250'	test number		
0000D34E	00			12227+	DC	X'00'			
0000D34F	45			12228+	DC	HL1'69'	i5		
0000D350	E5C5E5C1 D3404040			12229+	DC	CL8'VEVAL'	instruction name		
0000D358	0000D3E0			12230+	DC	A(RE250+16)	address of v2 source		
0000D35C	0000D3F0			12231+	DC	A(RE250+32)	address of v3 source		
0000D360	0000D400			12232+	DC	A(RE250+48)	address of v4 source		
0000D364	00000010			12233+	DC	A(16)	result length		
0000D368	0000D3D0			12234+REA250	DC	A(RE250)	result address		
0000D370	00000000 00000000			12235+	DS	FD	gap		
0000D378	00000000 00000000			12236+V10250	DS	XL16	V1 output		
0000D380	00000000 00000000								
0000D388	00000000 00000000			12237+ 12238+*	DS	FD	gap		
0000D390				12239+X250	DS	0F			
0000D390	B982 0011			12240+	XGR	R1,R1			
0000D394	4110 8E94		00001094	12241+	LA	R1,V1FUDGE	load v1 fudge		
0000D398	E711 0000 0006		00000000	12242+	VL	v1,0(R1)	use v21 to test decoder		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000D39E	E310 5010 0014		00000010	12243+	LGF	R1,V2ADDR	load v2 source	
0000D3A4	E721 0000 0006		00000000	12244+	VL	v2,0(R1)	use v22 to test decoder	
0000D3AA	E310 5014 0014		00000014	12245+	LGF	R1,V3ADDR	load v3 source	
0000D3B0	E731 0000 0006		00000000	12246+	VL	v3,0(R1)	use v23 to test decoder	
0000D3B6	E310 5018 0014		00000018	12247+	LGF	R1,V4ADDR	load v4 source	
0000D3BC	E741 0000 0006		00000000	12248+	VL	v4,0(R1)	use v24 to test decoder	
0000D3C2				12251+	DS	0H	E788 VEVAL	
0000D3C2	E7			12252+	DC	X'E7'	- Vector Evaluate	
0000D3C3	12			12253+	DC	X'12'	v1, v2	
0000D3C4	30			12254+	DC	X'30'	v3, reserved	
0000D3C5	45			12255+	DC	HL1'69'	i5	
0000D3C6	40			12256+	DC	x'40'	v4, RXB	
0000D3C7	88			12257+	DC	X'88'		
0000D3C8	E710 5030 000E		0000D378	12259+	VST	V1,V10250	save v1 output	
0000D3CE	07FB			12260+	BR	R11	return	
0000D3D0				12261+RE250	DC	0F	xl16 expected result	
0000D3D0				12262+	DROP	R5		
0000D3D0	AAAAAAAA 44444444			12263	DC	XL16'AAAAAAAA 44444444 22222222 11111111'	result	
0000D3D8	22222222 11111111							
0000D3E0	33333333 55555555			12264	DC	XL16'33333333 55555555 66666666 99999999'	v2	
0000D3E8	66666666 99999999							
0000D3F0	77777777 BBBB BBBB			12265	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
0000D3F8	DDDD DDDD EEEEEEEE							
0000D400	AAAAAAAA CCCCCCCC			12266	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000D408	33333333 55555555							
				12267				
				12268 * i5 = 70:		/* 01000 110 +++ */		
0000D410				12269	VRI_K	VEVAL,70		
0000D410		0000D410		12270+	DS	0FD		
0000D410	0000D458			12271+	USING	*,R5	base for test data and test routine	
0000D414	00FB			12272+T251	DC	A(X251)	address of test routine	
0000D416	00			12273+	DC	H'251'	test number	
0000D417	46			12274+	DC	X'00'		
0000D418	E5C5E5C1 D3404040			12275+	DC	HL1'70'	i5	
0000D420	0000D4A8			12276+	DC	CL8'VEVAL'	instruction name	
0000D424	0000D4B8			12277+	DC	A(RE251+16)	address of v2 source	
0000D428	0000D4C8			12278+	DC	A(RE251+32)	address of v3 source	
0000D42C	00000010			12279+	DC	A(RE251+48)	address of v4 source	
0000D430	0000D498			12280+	DC	A(16)	result length	
0000D438	00000000 00000000			12281+REA251	DC	A(RE251)	result address	
0000D440	00000000 00000000			12282+	DS	FD	gap	
0000D448	00000000 00000000			12283+V10251	DS	XL16	V1 output	
0000D450	00000000 00000000			12284+	DS	FD	gap	
				12285+*				
0000D458				12286+X251	DS	0F		
0000D458	B982 0011			12287+	XGR	R1,R1		
0000D45C	4110 8E94		00001094	12288+	LA	R1,V1FUDGE	load v1 fudge	
0000D460	E711 0000 0006		00000000	12289+	VL	v1,0(R1)	use v21 to test decoder	
0000D466	E310 5010 0014		00000010	12290+	LGF	R1,V2ADDR	load v2 source	
0000D46C	E721 0000 0006		00000000	12291+	VL	v2,0(R1)	use v22 to test decoder	
0000D472	E310 5014 0014		00000014	12292+	LGF	R1,V3ADDR	load v3 source	
0000D478	E731 0000 0006		00000000	12293+	VL	v3,0(R1)	use v23 to test decoder	
0000D47E	E310 5018 0014		00000018	12294+	LGF	R1,V4ADDR	load v4 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000D484	E741 0000 0006		00000000	12295+	VL	v4,0(R1)	use v24 to test decoder		
0000D48A				12298+	DS	0H	E788 VEVAL		
0000D48A	E7			12299+	DC	X'E7'	- Vector Evaluate		
0000D48B	12			12300+	DC	X'12'	v1, v2		
0000D48C	30			12301+	DC	X'30'	v3, reserved		
0000D48D	46			12302+	DC	HL1'70'	i5		
0000D48E	40			12303+	DC	x'40'	v4, RXB		
0000D48F	88			12304+	DC	X'88'			
0000D490	E710 5030 000E		0000D440	12306+	VST	V1,V10251	save v1 output		
0000D496	07FB			12307+	BR	R11	return		
0000D498				12308+RE251	DC	0F	xl16 expected result		
0000D498				12309+	DR0P	R5			
0000D498	EEEEEEEE	CCCCCCCC		12310	DC	XL16'EEEEEEEE CCCCCCCC 99999999 33333333'	result		
0000D4A0	99999999	33333333							
0000D4A8	33333333	55555555		12311	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000D4B0	99999999	AAAAAAA							
0000D4B8	11111111	22222222		12312	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000D4C0	44444444	88888888							
0000D4C8	FFFFFFFF	EEEEEEEE		12313	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000D4D0	DDDDDDDD	BBBBBBBB							
				12314					
0000D4D8				12315	VRI_K	VEVAL,70			
0000D4D8			0000D4D8	12316+	DS	0FD			
0000D4D8	0000D520			12317+	USING	*,R5	base for test data and test routine		
0000D4DC	00FC			12318+T252	DC	A(X252)	address of test routine		
0000D4DE	00			12319+	DC	H'252'	test number		
0000D4DF	46			12320+	DC	X'00'			
0000D4DF				12321+	DC	HL1'70'	i5		
0000D4E0	E5C5E5C1 D3404040			12322+	DC	CL8'VEVAL'	instruction name		
0000D4E8	0000D570			12323+	DC	A(RE252+16)	address of v2 source		
0000D4EC	0000D580			12324+	DC	A(RE252+32)	address of v3 source		
0000D4F0	0000D590			12325+	DC	A(RE252+48)	address of v4 source		
0000D4F4	00000010			12326+	DC	A(16)	result length		
0000D4F8	0000D560			12327+REA252	DC	A(RE252)	result address		
0000D500	00000000 00000000			12328+	DS	FD	gap		
0000D508	00000000 00000000			12329+V10252	DS	XL16	V1 output		
0000D510	00000000 00000000								
0000D518	00000000 00000000			12330+	DS	FD	gap		
				12331+*					
0000D520				12332+X252	DS	0F			
0000D520	B982 0011			12333+	XGR	R1,R1			
0000D524	4110 8E94		00001094	12334+	LA	R1,V1FUDGE	load v1 fudge		
0000D528	E711 0000 0006		00000000	12335+	VL	v1,0(R1)	use v21 to test decoder		
0000D52E	E310 5010 0014		00000010	12336+	LGF	R1,V2ADDR	load v2 source		
0000D534	E721 0000 0006		00000000	12337+	VL	v2,0(R1)	use v22 to test decoder		
0000D53A	E310 5014 0014		00000014	12338+	LGF	R1,V3ADDR	load v3 source		
0000D540	E731 0000 0006		00000000	12339+	VL	v3,0(R1)	use v23 to test decoder		
0000D546	E310 5018 0014		00000018	12340+	LGF	R1,V4ADDR	load v4 source		
0000D54C	E741 0000 0006		00000000	12341+	VL	v4,0(R1)	use v24 to test decoder		
0000D552				12344+	DS	0H	E788 VEVAL		
0000D552	E7			12345+	DC	X'E7'	- Vector Evaluate		
0000D553	12			12346+	DC	X'12'	v1, v2		
0000D554	30			12347+	DC	X'30'	v3, reserved		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000D555	46			12348+	DC	HL1'70'	i5		
0000D556	40			12349+	DC	x'40'	v4, RXB		
0000D557	88			12350+	DC	X'88'			
0000D558	E710 5030 000E		0000D508	12352+	VST	V1,V10252	save v1 output		
0000D55E	07FB			12353+	BR	R11	return		
0000D560				12354+RE252	DC	0F	xl16 expected result		
0000D560				12355+	DR0P	R5			
0000D560	99999999 55555555			12356	DC	XL16'99999999 55555555 66666666 99999999'	result		
0000D568	66666666 99999999								
0000D570	33333333 55555555			12357	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000D578	66666666 99999999								
0000D580	77777777 BBBB BBBB			12358	DC	XL16'77777777 BBBB BBBB DDDDDDDDD EEEEEEEEE'	v3		
0000D588	DDDDDDDD EEEEEEEE								
0000D590	AAAAAAAA CCCCCCCC			12359	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000D598	33333333 55555555								
				12360					
				12361 * i5 = 71:		/* 01000 111 */			
0000D5A0				12362	VRI_K	VEVAL,71			
0000D5A0		0000D5A0		12363+	DS	0FD			
0000D5A0	0000D5E8			12364+	USING	*,R5	base for test data and test routine		
0000D5A4	00FD			12365+T253	DC	A(X253)	address of test routine		
0000D5A6	00			12366+	DC	H'253'	test number		
0000D5A7	47			12367+	DC	X'00'			
0000D5A8	E5C5E5C1 D3404040			12368+	DC	HL1'71'	i5		
0000D5B0	0000D638			12369+	DC	CL8'VEVAL'	instruction name		
0000D5B4	0000D648			12370+	DC	A(RE253+16)	address of v2 source		
0000D5B8	0000D658			12371+	DC	A(RE253+32)	address of v3 source		
0000D5BC	00000010			12372+	DC	A(RE253+48)	address of v4 source		
0000D5C0	0000D628			12373+	DC	A(16)	result length		
0000D5C8	00000000 00000000			12374+REA253	DC	A(RE253)	result address		
0000D5D0	00000000 00000000			12375+	DS	FD	gap		
0000D5D8	00000000 00000000			12376+V10253	DS	XL16	V1 output		
0000D5E0	00000000 00000000			12377+	DS	FD	gap		
				12378+*					
0000D5E8				12379+X253	DS	0F			
0000D5E8	B982 0011			12380+	XGR	R1,R1			
0000D5EC	4110 8E94		00001094	12381+	LA	R1,V1FUDGE	load v1 fudge		
0000D5F0	E711 0000 0006		00000000	12382+	VL	v1,0(R1)	use v21 to test decoder		
0000D5F6	E310 5010 0014		00000010	12383+	LGF	R1,V2ADDR	load v2 source		
0000D5FC	E721 0000 0006		00000000	12384+	VL	v2,0(R1)	use v22 to test decoder		
0000D602	E310 5014 0014		00000014	12385+	LGF	R1,V3ADDR	load v3 source		
0000D608	E731 0000 0006		00000000	12386+	VL	v3,0(R1)	use v23 to test decoder		
0000D60E	E310 5018 0014		00000018	12387+	LGF	R1,V4ADDR	load v4 source		
0000D614	E741 0000 0006		00000000	12388+	VL	v4,0(R1)	use v24 to test decoder		
0000D61A				12391+	DS	0H	E788 VEVAL		
0000D61A	E7			12392+	DC	X'E7'	- Vector Evaluate		
0000D61B	12			12393+	DC	X'12'	v1, v2		
0000D61C	30			12394+	DC	X'30'	v3, reserved		
0000D61D	47			12395+	DC	HL1'71'	i5		
0000D61E	40			12396+	DC	x'40'	v4, RXB		
0000D61F	88			12397+	DC	X'88'			
0000D620	E710 5030 000E		0000D5D0	12399+	VST	V1,V10253	save v1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000D626	07FB			12400+	BR	R11	return		
0000D628				12401+RE253	DC	0F	xl16 expected result		
0000D628				12402+	DR0P	R5			
0000D628	FFFFFFFF	CCCCCCCC		12403	DC	XL16'FFFFFFFF	CCCCCCCC 99999999 BBBBBBBBB'	result	
0000D630	99999999	BBBBBBBBB							
0000D638	33333333	55555555		12404	DC	XL16'33333333	55555555 99999999 AAAAAAAA'	v2	
0000D640	99999999	AAAAAAA							
0000D648	11111111	22222222		12405	DC	XL16'11111111	22222222 44444444 88888888'	v3	
0000D650	44444444	88888888							
0000D658	FFFFFFFF	EEEEEEEE		12406	DC	XL16'FFFFFFFF	EEEEEEEE DDDDDDDD BBBBBBBBB'	v4	
0000D660	DDDDDDDD	BBBBBBBBB							
0000D668				12407					
0000D668				12408	VRI_K	VEVAL, 71			
0000D668			0000D668	12409+	DS	0FD			
0000D668	0000D6B0			12410+	USING	*, R5	base for test data and test routine		
0000D66C	00FE			12411+T254	DC	A(X254)	address of test routine		
0000D66E	00			12412+	DC	H'254'	test number		
0000D66F	47			12413+	DC	X'00'			
0000D670	E5C5E5C1	D3404040		12414+	DC	HL1'71'	i5		
0000D678	0000D700			12415+	DC	CL8'VEVAL'	instruction name		
0000D67C	0000D710			12416+	DC	A(RE254+16)	address of v2 source		
0000D680	0000D720			12417+	DC	A(RE254+32)	address of v3 source		
0000D684	00000010			12418+	DC	A(RE254+48)	address of v4 source		
0000D688	0000D6F0			12419+	DC	A(16)	result length		
0000D690	00000000	00000000		12420+REA254	DC	A(RE254)	result address		
0000D698	00000000	00000000		12421+	DS	FD	gap		
0000D6A0	00000000	00000000		12422+V10254	DS	XL16	V1 output		
0000D6A8	00000000	00000000		12423+	DS	FD	gap		
0000D6B0				12424+*					
0000D6B0	B982 0011			12425+X254	DS	0F			
0000D6B4	4110 8E94		00001094	12426+	XGR	R1, R1			
0000D6B8	E711 0000 0006		00000000	12427+	LA	R1, V1FUDGE	load v1 fudge		
0000D6BE	E310 5010 0014		00000010	12428+	VL	v1, 0(R1)	use v21 to test decoder		
0000D6C4	E721 0000 0006		00000000	12429+	LGF	R1, V2ADDR	load v2 source		
0000D6CA	E310 5014 0014		00000014	12430+	VL	v2, 0(R1)	use v22 to test decoder		
0000D6D0	E731 0000 0006		00000000	12431+	LGF	R1, V3ADDR	load v3 source		
0000D6D6	E310 5018 0014		00000018	12432+	VL	v3, 0(R1)	use v23 to test decoder		
0000D6DC	E741 0000 0006		00000000	12433+	LGF	R1, V4ADDR	load v4 source		
				12434+	VL	v4, 0(R1)	use v24 to test decoder		
0000D6E2				12437+	DS	0H	E788 VEVAL		
0000D6E2	E7			12438+	DC	X'E7'	- Vector Evaluate		
0000D6E3	12			12439+	DC	X'12'	v1, v2		
0000D6E4	30			12440+	DC	X'30'	v3, reserved		
0000D6E5	47			12441+	DC	HL1'71'	i5		
0000D6E6	40			12442+	DC	x'40'	v4, RXB		
0000D6E7	88			12443+	DC	X'88'			
0000D6E8	E710 5030 000E		0000D698	12445+	VST	V1, V10254	save v1 output		
0000D6EE	07FB			12446+	BR	R11	return		
0000D6F0				12447+RE254	DC	0F	xl16 expected result		
0000D6F0				12448+	DR0P	R5			
0000D6F0	BBBBBBBBB	55555555		12449	DC	XL16'BBBBBBBBB	55555555 66666666 99999999'	result	
0000D6F8	66666666	99999999							
0000D700	33333333	55555555		12450	DC	XL16'33333333	55555555 66666666 99999999'	v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000D708	66666666	99999999							
0000D710	77777777	BBBBBBBB		12451	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
0000D718	DDDDDDDD	EEEEEEEE							
0000D720	AAAAAAAA	CCCCCCCC		12452	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000D728	33333333	55555555							
				12453					
				12454					
				12455	* Row 9				
				12456	* i5 = 72: /* 01001 000 +++ */				
				12457	VRI_K VEVAL,72				
0000D730				12458+	DS	0FD			
0000D730			0000D730	12459+	USING	*,R5	base for test data and test routine		
0000D730	0000D778			12460+T255	DC	A(X255)	address of test routine		
0000D734	00FF			12461+	DC	H'255'	test number		
0000D736	00			12462+	DC	X'00'			
0000D737	48			12463+	DC	HL1'72'	i5		
0000D738	E5C5E5C1	D3404040		12464+	DC	CL8'VEVAL'	instruction name		
0000D740	0000D7C8			12465+	DC	A(RE255+16)	address of v2 source		
0000D744	0000D7D8			12466+	DC	A(RE255+32)	address of v3 source		
0000D748	0000D7E8			12467+	DC	A(RE255+48)	address of v4 source		
0000D74C	00000010			12468+	DC	A(16)	result length		
0000D750	0000D7B8			12469+REA255	DC	A(RE255)	result address		
0000D758	00000000	00000000		12470+	DS	FD	gap		
0000D760	00000000	00000000		12471+V10255	DS	XL16	V1 output		
0000D768	00000000	00000000							
0000D770	00000000	00000000		12472+	DS	FD	gap		
				12473+*					
0000D778				12474+X255	DS	0F			
0000D778	B982 0011			12475+	XGR	R1,R1			
0000D77C	4110 8E94		00001094	12476+	LA	R1,V1FUDGE	load v1 fudge		
0000D780	E711 0000 0006		00000000	12477+	VL	v1,0(R1)	use v21 to test decoder		
0000D786	E310 5010 0014		00000010	12478+	LGF	R1,V2ADDR	load v2 source		
0000D78C	E721 0000 0006		00000000	12479+	VL	v2,0(R1)	use v22 to test decoder		
0000D792	E310 5014 0014		00000014	12480+	LGF	R1,V3ADDR	load v3 source		
0000D798	E731 0000 0006		00000000	12481+	VL	v3,0(R1)	use v23 to test decoder		
0000D79E	E310 5018 0014		00000018	12482+	LGF	R1,V4ADDR	load v4 source		
0000D7A4	E741 0000 0006		00000000	12483+	VL	v4,0(R1)	use v24 to test decoder		
0000D7AA				12486+	DS	0H	E788 VEVAL		
0000D7AA	E7			12487+	DC	X'E7'	- Vector Evaluate		
0000D7AB	12			12488+	DC	X'12'	v1, v2		
0000D7AC	30			12489+	DC	X'30'	v3, reserved		
0000D7AD	48			12490+	DC	HL1'72'	i5		
0000D7AE	40			12491+	DC	x'40'	v4, RXB		
0000D7AF	88			12492+	DC	X'88'			
0000D7B0	E710 5030 000E		0000D760	12494+	VST	V1,V10255	save v1 output		
0000D7B6	07FB			12495+	BR	R11	return		
0000D7B8				12496+RE255	DC	0F	xl16 expected result		
0000D7B8				12497+	DROP	R5			
0000D7B8	CCCCCCCC	99999999		12498	DC	XL16'	CCCCCCCC 99999999 00000000 11111111'	result	
0000D7C0	00000000	11111111							
0000D7C8	33333333	55555555		12499	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
0000D7D0	99999999	AAAAAAAA							
0000D7D8	11111111	22222222		12500	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
0000D7E0	44444444	88888888							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000D7E8	FFFFFFFF	EEEEEEEE		12501	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBB BBBB' v4
0000D7F0	DDDDDDDD	BBBBBBBB							
				12502					
				12503	VRI_K	VEVAL, 72			
0000D7F8				12504+	DS	0FD			
0000D7F8			0000D7F8	12505+	USING	*, R5			base for test data and test routine
0000D7F8	0000D840			12506+T256	DC	A(X256)			address of test routine
0000D7FC	0100			12507+	DC	H'256'			test number
0000D7FE	00			12508+	DC	X'00'			
0000D7FF	48			12509+	DC	HL1'72'			i5
0000D800	E5C5E5C1	D3404040		12510+	DC	CL8'VEVAL'			instruction name
0000D808	0000D890			12511+	DC	A(RE256+16)			address of v2 source
0000D80C	0000D8A0			12512+	DC	A(RE256+32)			address of v3 source
0000D810	0000D8B0			12513+	DC	A(RE256+48)			address of v4 source
0000D814	00000010			12514+	DC	A(16)			result length
0000D818	0000D880			12515+REA256	DC	A(RE256)			result address
0000D820	00000000	00000000		12516+	DS	FD			gap
0000D828	00000000	00000000		12517+V10256	DS	XL16			V1 output
0000D830	00000000	00000000							
0000D838	00000000	00000000		12518+	DS	FD			gap
				12519+*					
0000D840				12520+X256	DS	0F			
0000D840	B982 0011			12521+	XGR	R1, R1			
0000D844	4110 8E94		00001094	12522+	LA	R1, V1FUDGE			load v1 fudge
0000D848	E711 0000 0006		00000000	12523+	VL	v1, 0(R1)			use v21 to test decoder
0000D84E	E310 5010 0014		00000010	12524+	LGF	R1, V2ADDR			load v2 source
0000D854	E721 0000 0006		00000000	12525+	VL	v2, 0(R1)			use v22 to test decoder
0000D85A	E310 5014 0014		00000014	12526+	LGF	R1, V3ADDR			load v3 source
0000D860	E731 0000 0006		00000000	12527+	VL	v3, 0(R1)			use v23 to test decoder
0000D866	E310 5018 0014		00000018	12528+	LGF	R1, V4ADDR			load v4 source
0000D86C	E741 0000 0006		00000000	12529+	VL	v4, 0(R1)			use v24 to test decoder
0000D872				12532+	DS	0H			E788 VEVAL
0000D872	E7			12533+	DC	X'E7'			- Vector Evaluate
0000D873	12			12534+	DC	X'12'			v1, v2
0000D874	30			12535+	DC	X'30'			v3, reserved
0000D875	48			12536+	DC	HL1'72'			i5
0000D876	40			12537+	DC	x'40'			v4, RXB
0000D877	88			12538+	DC	X'88'			
0000D878	E710 5030 000E		0000D828	12540+	VST	V1, V10256			save v1 output
0000D87E	07FB			12541+	BR	R11			return
0000D880				12542+RE256	DC	0F			xl16 expected result
0000D880				12543+	DROP	R5			
0000D880	88888888	00000000		12544	DC	XL16'88888888	00000000	00000000	00000000' result
0000D888	00000000	00000000							
0000D890	33333333	55555555		12545	DC	XL16'33333333	55555555	66666666	99999999' v2
0000D898	66666666	99999999							
0000D8A0	77777777	BBBBBBBB		12546	DC	XL16'77777777	BBBBBBBB	DDDDDDDD	EEEEEEEE' v3
0000D8A8	DDDDDDDD	EEEEEEEE							
0000D8B0	AAAAAAAA	CCCCCCCC		12547	DC	XL16'AAAAAAAA	CCCCCCCC	33333333	55555555' v4
0000D8B8	33333333	55555555							
				12548					
				12549 * i5 = 73:	/*	01001 001 +++ */			
				12550	VRI_K	VEVAL, 73			
0000D8C0				12551+	DS	0FD			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000D8C0		0000D8C0		12552+	USING *	R5		base for test data and test routine	
0000D8C0	0000D908			12553+T257	DC	A(X257)		address of test routine	
0000D8C4	0101			12554+	DC	H'257'		test number	
0000D8C6	00			12555+	DC	X'00'			
0000D8C7	49			12556+	DC	HL1'73'		i5	
0000D8C8	E5C5E5C1 D3404040			12557+	DC	CL8'VEVAL'		instruction name	
0000D8D0	0000D958			12558+	DC	A(RE257+16)		address of v2 source	
0000D8D4	0000D968			12559+	DC	A(RE257+32)		address of v3 source	
0000D8D8	0000D978			12560+	DC	A(RE257+48)		address of v4 source	
0000D8DC	00000010			12561+	DC	A(16)		result length	
0000D8E0	0000D948			12562+REA257	DC	A(RE257)		result address	
0000D8E8	00000000 00000000			12563+	DS	FD		gap	
0000D8F0	00000000 00000000			12564+V10257	DS	XL16		V1 output	
0000D8F8	00000000 00000000								
0000D900	00000000 00000000			12565+	DS	FD		gap	
				12566+*					
0000D908				12567+X257	DS	0F			
0000D908	B982 0011			12568+	XGR	R1, R1			
0000D90C	4110 8E94		00001094	12569+	LA	R1, V1FUDGE		load v1 fudge	
0000D910	E711 0000 0006		00000000	12570+	VL	v1, 0(R1)		use v21 to test decoder	
0000D916	E310 5010 0014		00000010	12571+	LGF	R1, V2ADDR		load v2 source	
0000D91C	E721 0000 0006		00000000	12572+	VL	v2, 0(R1)		use v22 to test decoder	
0000D922	E310 5014 0014		00000014	12573+	LGF	R1, V3ADDR		load v3 source	
0000D928	E731 0000 0006		00000000	12574+	VL	v3, 0(R1)		use v23 to test decoder	
0000D92E	E310 5018 0014		00000018	12575+	LGF	R1, V4ADDR		load v4 source	
0000D934	E741 0000 0006		00000000	12576+	VL	v4, 0(R1)		use v24 to test decoder	
0000D93A				12579+	DS	0H		E788 VEVAL	
0000D93A	E7			12580+	DC	X'E7'		- Vector Evaluate	
0000D93B	12			12581+	DC	X'12'		v1, v2	
0000D93C	30			12582+	DC	X'30'		v3, reserved	
0000D93D	49			12583+	DC	HL1'73'		i5	
0000D93E	40			12584+	DC	x'40'		v4, RXB	
0000D93F	88			12585+	DC	X'88'			
0000D940	E710 5030 000E		0000D8F0	12587+	VST	V1, V10257		save v1 output	
0000D946	07FB			12588+	BR	R11		return	
0000D948				12589+RE257	DC	0F		xl16 expected result	
0000D948				12590+	DROP	R5			
0000D948	DDDDDDDD 99999999			12591	DC	XL16'DDDDDDDD 99999999 00000000 99999999'		result	
0000D950	00000000 99999999								
0000D958	33333333 55555555			12592	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
0000D960	99999999 AAAAAAAA								
0000D968	11111111 22222222			12593	DC	XL16'11111111 22222222 44444444 88888888'		v3	
0000D970	44444444 88888888								
0000D978	FFFFFFFF EEEEEEEE			12594	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
0000D980	DDDDDDDD BBBB BBBB								
				12595					
0000D988				12596	VRI_K	VEVAL, 73			
0000D988		0000D988		12597+	DS	0FD			
0000D988	0000D9D0			12598+	USING *	R5		base for test data and test routine	
0000D98C	0102			12599+T258	DC	A(X258)		address of test routine	
0000D98E	00			12600+	DC	H'258'		test number	
0000D98E	00			12601+	DC	X'00'			
0000D98F	49			12602+	DC	HL1'73'		i5	
0000D990	E5C5E5C1 D3404040			12603+	DC	CL8'VEVAL'		instruction name	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000D998	0000DA20			12604+	DC	A(RE258+16)	address of v2 source		
0000D99C	0000DA30			12605+	DC	A(RE258+32)	address of v3 source		
0000D9A0	0000DA40			12606+	DC	A(RE258+48)	address of v4 source		
0000D9A4	00000010			12607+	DC	A(16)	result length		
0000D9A8	0000DA10			12608+REA258	DC	A(RE258)	result address		
0000D9B0	00000000 00000000			12609+	DS	FD	gap		
0000D9B8	00000000 00000000			12610+V10258	DS	XL16	V1 output		
0000D9C0	00000000 00000000								
0000D9C8	00000000 00000000			12611+	DS	FD	gap		
				12612+*					
0000D9D0				12613+X258	DS	0F			
0000D9D0	B982 0011			12614+	XGR	R1, R1			
0000D9D4	4110 8E94		00001094	12615+	LA	R1, V1FUDGE	load v1 fudge		
0000D9D8	E711 0000 0006		00000000	12616+	VL	v1, 0(R1)	use v21 to test decoder		
0000D9DE	E310 5010 0014		00000010	12617+	LGF	R1, V2ADDR	load v2 source		
0000D9E4	E721 0000 0006		00000000	12618+	VL	v2, 0(R1)	use v22 to test decoder		
0000D9EA	E310 5014 0014		00000014	12619+	LGF	R1, V3ADDR	load v3 source		
0000D9F0	E731 0000 0006		00000000	12620+	VL	v3, 0(R1)	use v23 to test decoder		
0000D9F6	E310 5018 0014		00000018	12621+	LGF	R1, V4ADDR	load v4 source		
0000D9FC	E741 0000 0006		00000000	12622+	VL	v4, 0(R1)	use v24 to test decoder		
0000DA02				12625+	DS	0H	E788 VEVAL		
0000DA02	E7			12626+	DC	X'E7'	- Vector Evaluate		
0000DA03	12			12627+	DC	X'12'	v1, v2		
0000DA04	30			12628+	DC	X'30'	v3, reserved		
0000DA05	49			12629+	DC	HL1'73'	i5		
0000DA06	40			12630+	DC	x'40'	v4, RXB		
0000DA07	88			12631+	DC	X'88'			
0000DA08	E710 5030 000E		0000D9B8	12633+	VST	V1, V10258	save v1 output		
0000DA0E	07FB			12634+	BR	R11	return		
0000DA10				12635+RE258	DC	0F	xl16 expected result		
0000DA10				12636+	DROP	R5			
0000DA10	AAAAAAAA 00000000			12637	DC	XL16'AAAAAAAA 00000000 00000000 00000000'	result		
0000DA18	00000000 00000000								
0000DA20	33333333 55555555			12638	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000DA28	66666666 99999999								
0000DA30	77777777 BBBB BBBB			12639	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000DA38	DDDD DDDD EEEEEEEE								
0000DA40	AAAAAAAA CCCCCCCC			12640	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000DA48	33333333 55555555								
				12641					
				12642 * i5 = 74:		/* 01001 010 +++ */			
				12643	VRI_K	VEVAL, 74			
0000DA50				12644+	DS	0FD			
0000DA50		0000DA50		12645+	USING	*, R5	base for test data and test routine		
0000DA50	0000DA98			12646+T259	DC	A(X259)	address of test routine		
0000DA54	0103			12647+	DC	H'259'	test number		
0000DA56	00			12648+	DC	X'00'			
0000DA57	4A			12649+	DC	HL1'74'	i5		
0000DA58	E5C5E5C1 D3404040			12650+	DC	CL8'VEVAL'	instruction name		
0000DA60	0000DAE8			12651+	DC	A(RE259+16)	address of v2 source		
0000DA64	0000DAF8			12652+	DC	A(RE259+32)	address of v3 source		
0000DA68	0000DB08			12653+	DC	A(RE259+48)	address of v4 source		
0000DA6C	00000010			12654+	DC	A(16)	result length		
0000DA70	0000DAD8			12655+REA259	DC	A(RE259)	result address		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000DA78	00000000 00000000			12656+	DS	FD	gap		
0000DA80	00000000 00000000			12657+V10259	DS	XL16	V1 output		
0000DA88	00000000 00000000								
0000DA90	00000000 00000000			12658+	DS	FD	gap		
				12659+*					
0000DA98				12660+X259	DS	0F			
0000DA98	B982 0011			12661+	XGR	R1,R1			
0000DA9C	4110 8E94		00001094	12662+	LA	R1,V1FUDGE	load v1 fudge		
0000DAA0	E711 0000 0006		00000000	12663+	VL	v1,0(R1)	use v21 to test decoder		
0000DAA6	E310 5010 0014		00000010	12664+	LGF	R1,V2ADDR	load v2 source		
0000DAAC	E721 0000 0006		00000000	12665+	VL	v2,0(R1)	use v22 to test decoder		
0000DAB2	E310 5014 0014		00000014	12666+	LGF	R1,V3ADDR	load v3 source		
0000DAB8	E731 0000 0006		00000000	12667+	VL	v3,0(R1)	use v23 to test decoder		
0000DABE	E310 5018 0014		00000018	12668+	LGF	R1,V4ADDR	load v4 source		
0000DAC4	E741 0000 0006		00000000	12669+	VL	v4,0(R1)	use v24 to test decoder		
0000DACA				12672+	DS	0H	E788 VEVAL		
0000DACA	E7			12673+	DC	X'E7'	- Vector Evaluate		
0000DACB	12			12674+	DC	X'12'	v1, v2		
0000DACC	30			12675+	DC	X'30'	v3, reserved		
0000DACD	4A			12676+	DC	HL1'74'	i5		
0000DACE	40			12677+	DC	x'40'	v4, RXB		
0000DACF	88			12678+	DC	X'88'			
0000DAD0	E710 5030 000E		0000DA80	12680+	VST	V1,V10259	save v1 output		
0000DAD6	07FB			12681+	BR	R11	return		
0000DAD8				12682+RE259	DC	0F	xl16 expected result		
0000DAD8				12683+	DR0P	R5			
0000DAD8	CCCCCCCC 99999999			12684	DC	XL16'CCCCCCCC 99999999 00000000 11111111'	result		
0000DAE0	00000000 11111111								
0000DAE8	33333333 55555555			12685	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000DAF0	99999999 AAAAAAAA								
0000DAF8	11111111 22222222			12686	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000DB00	44444444 88888888								
0000DB08	FFFFFFFF EEEEEEEE			12687	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000DB10	DDDDDDDD BBBBBBBB								
				12688					
				12689	VRI_K	VEVAL,74			
0000DB18				12690+	DS	0FD			
0000DB18		0000DB18		12691+	USING	*,R5	base for test data and test routine		
0000DB18	0000DB60			12692+T260	DC	A(X260)	address of test routine		
0000DB1C	0104			12693+	DC	H'260'	test number		
0000DB1E	00			12694+	DC	X'00'			
0000DB1F	4A			12695+	DC	HL1'74'	i5		
0000DB20	E5C5E5C1 D3404040			12696+	DC	CL8'VEVAL'	instruction name		
0000DB28	0000DBB0			12697+	DC	A(RE260+16)	address of v2 source		
0000DB2C	0000DBC0			12698+	DC	A(RE260+32)	address of v3 source		
0000DB30	0000DBD0			12699+	DC	A(RE260+48)	address of v4 source		
0000DB34	00000010			12700+	DC	A(16)	result length		
0000DB38	0000DBA0			12701+REA260	DC	A(RE260)	result address		
0000DB40	00000000 00000000			12702+	DS	FD	gap		
0000DB48	00000000 00000000			12703+V10260	DS	XL16	V1 output		
0000DB50	00000000 00000000								
0000DB58	00000000 00000000			12704+	DS	FD	gap		
				12705+*					
0000DB60				12706+X260	DS	0F			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000DB60	B982 0011			12707+	XGR	R1,R1			
0000DB64	4110 8E94		00001094	12708+	LA	R1,V1FUDGE	load v1 fudge		
0000DB68	E711 0000 0006		00000000	12709+	VL	v1,0(R1)	use v21 to test decoder		
0000DB6E	E310 5010 0014		00000010	12710+	LGF	R1,V2ADDR	load v2 source		
0000DB74	E721 0000 0006		00000000	12711+	VL	v2,0(R1)	use v22 to test decoder		
0000DB7A	E310 5014 0014		00000014	12712+	LGF	R1,V3ADDR	load v3 source		
0000DB80	E731 0000 0006		00000000	12713+	VL	v3,0(R1)	use v23 to test decoder		
0000DB86	E310 5018 0014		00000018	12714+	LGF	R1,V4ADDR	load v4 source		
0000DB8C	E741 0000 0006		00000000	12715+	VL	v4,0(R1)	use v24 to test decoder		
0000DB92				12718+	DS	0H	E788 VEVAL		
0000DB92	E7			12719+	DC	X'E7'	- Vector Evaluate		
0000DB93	12			12720+	DC	X'12'	v1, v2		
0000DB94	30			12721+	DC	X'30'	v3, reserved		
0000DB95	4A			12722+	DC	HL1'74'	i5		
0000DB96	40			12723+	DC	x'40'	v4, RXB		
0000DB97	88			12724+	DC	X'88'			
0000DB98	E710 5030 000E		0000DB48	12726+	VST	V1,V10260	save v1 output		
0000DB9E	07FB			12727+	BR	R11	return		
0000DBA0				12728+RE260	DC	0F	xl16 expected result		
0000DBA0				12729+	DROP	R5			
0000DBA0	99999999 11111111			12730	DC	XL16'99999999 11111111 44444444 88888888'	result		
0000DBA8	44444444 88888888								
0000DBB0	33333333 55555555			12731	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000DBB8	66666666 99999999								
0000DBC0	77777777 BBBB BBBB			12732	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000DBC8	DDDDDDDD EEEEEEEE								
0000DBD0	AAAAAAAA CCCCCCCC			12733	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000DBD8	33333333 55555555								
				12734					
				12735 * i5 = 75:	/*	01001 011 +++ */			
0000DBE0				12736	VRI_K	VEVAL,75			
0000DBE0		0000DBE0		12737+	DS	0FD			
0000DBE0	0000DC28			12738+	USING	*,R5	base for test data and test routine		
0000DBE4	0105			12739+T261	DC	A(X261)	address of test routine		
0000DBE6	00			12740+	DC	H'261'	test number		
0000DBE7	4B			12741+	DC	X'00'			
0000DBE8	E5C5E5C1 D3404040			12742+	DC	HL1'75'	i5		
0000DBF0	0000DC78			12743+	DC	CL8'VEVAL'	instruction name		
0000DBF4	0000DC88			12744+	DC	A(RE261+16)	address of v2 source		
0000DBF8	0000DC98			12745+	DC	A(RE261+32)	address of v3 source		
0000DBFC	00000010			12746+	DC	A(RE261+48)	address of v4 source		
0000DC00	0000DC68			12747+	DC	A(16)	result length		
0000DC08	00000000 00000000			12748+REA261	DC	A(RE261)	result address		
0000DC10	00000000 00000000			12749+	DS	FD	gap		
0000DC18	00000000 00000000			12750+V10261	DS	XL16	V1 output		
0000DC20	00000000 00000000								
				12751+	DS	FD	gap		
				12752+*					
0000DC28				12753+X261	DS	0F			
0000DC28	B982 0011			12754+	XGR	R1,R1			
0000DC2C	4110 8E94		00001094	12755+	LA	R1,V1FUDGE	load v1 fudge		
0000DC30	E711 0000 0006		00000000	12756+	VL	v1,0(R1)	use v21 to test decoder		
0000DC36	E310 5010 0014		00000010	12757+	LGF	R1,V2ADDR	load v2 source		
0000DC3C	E721 0000 0006		00000000	12758+	VL	v2,0(R1)	use v22 to test decoder		

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
0000DC42	E310	5014	0014	00000014	12759+	LGF	R1,V3ADDR	load v3 source
0000DC48	E731	0000	0006	00000000	12760+	VL	v3,0(R1)	use v23 to test decoder
0000DC4E	E310	5018	0014	00000018	12761+	LGF	R1,V4ADDR	load v4 source
0000DC54	E741	0000	0006	00000000	12762+	VL	v4,0(R1)	use v24 to test decoder
0000DC5A					12765+	DS	0H	E788 VEVAL
0000DC5A	E7				12766+	DC	X'E7'	- Vector Evaluate
0000DC5B	12				12767+	DC	X'12'	v1, v2
0000DC5C	30				12768+	DC	X'30'	v3, reserved
0000DC5D	4B				12769+	DC	HL1'75'	i5
0000DC5E	40				12770+	DC	x'40'	v4, RXB
0000DC5F	88				12771+	DC	X'88'	
0000DC60	E710	5030	000E	0000DC10	12773+	VST	V1,V10261	save v1 output
0000DC66	07FB				12774+	BR	R11	return
0000DC68					12775+RE261	DC	0F	xl16 expected result
0000DC68					12776+	DR0P	R5	
0000DC68	DDDDDDDD	99999999			12777	DC	XL16'DDDDDDDD 99999999 00000000 99999999'	result
0000DC70	00000000	99999999						
0000DC78	33333333	55555555			12778	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
0000DC80	99999999	AAAAAAA						
0000DC88	11111111	22222222			12779	DC	XL16'11111111 22222222 44444444 88888888'	v3
0000DC90	44444444	88888888						
0000DC98	FFFFFFFF	EEEEEEEE			12780	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
0000DCA0	DDDDDDDD	BBBBBBBB						
					12781			
					12782	VRI_K	VEVAL,75	
0000DCA8					12783+	DS	0FD	
0000DCA8			0000DCA8		12784+	USING	*,R5	base for test data and test routine
0000DCA8	0000DCF0				12785+T262	DC	A(X262)	address of test routine
0000DCAC	0106				12786+	DC	H'262'	test number
0000DCAE	00				12787+	DC	X'00'	
0000DCAF	4B				12788+	DC	HL1'75'	i5
0000DCB0	E5C5E5C1	D3404040			12789+	DC	CL8'VEVAL'	instruction name
0000DCB8	0000DD40				12790+	DC	A(RE262+16)	address of v2 source
0000DCBC	0000DD50				12791+	DC	A(RE262+32)	address of v3 source
0000DCC0	0000DD60				12792+	DC	A(RE262+48)	address of v4 source
0000DCC4	00000010				12793+	DC	A(16)	result length
0000DCC8	0000DD30				12794+REA262	DC	A(RE262)	result address
0000DCD0	00000000	00000000			12795+	DS	FD	gap
0000DCD8	00000000	00000000			12796+V10262	DS	XL16	V1 output
0000DCE0	00000000	00000000						
0000DCE8	00000000	00000000			12797+	DS	FD	gap
					12798+*			
0000DCF0					12799+X262	DS	0F	
0000DCF0	B982	0011			12800+	XGR	R1,R1	
0000DCF4	4110	8E94		00001094	12801+	LA	R1,V1FUDGE	load v1 fudge
0000DCF8	E711	0000	0006	00000000	12802+	VL	v1,0(R1)	use v21 to test decoder
0000DCFE	E310	5010	0014	00000010	12803+	LGF	R1,V2ADDR	load v2 source
0000DD04	E721	0000	0006	00000000	12804+	VL	v2,0(R1)	use v22 to test decoder
0000DD0A	E310	5014	0014	00000014	12805+	LGF	R1,V3ADDR	load v3 source
0000DD10	E731	0000	0006	00000000	12806+	VL	v3,0(R1)	use v23 to test decoder
0000DD16	E310	5018	0014	00000018	12807+	LGF	R1,V4ADDR	load v4 source
0000DD1C	E741	0000	0006	00000000	12808+	VL	v4,0(R1)	use v24 to test decoder
0000DD22					12811+	DS	0H	E788 VEVAL

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000DD22	E7			12812+	DC	X'E7'	- Vector Evaluate
0000DD23	12			12813+	DC	X'12'	v1, v2
0000DD24	30			12814+	DC	X'30'	v3, reserved
0000DD25	4B			12815+	DC	HL1'75'	i5
0000DD26	40			12816+	DC	x'40'	v4, RXB
0000DD27	88			12817+	DC	X'88'	
0000DD28	E710 5030 000E		0000DCD8	12819+	VST	V1,V10262	save v1 output
0000DD2E	07FB			12820+	BR	R11	return
0000DD30				12821+RE262	DC	0F	xl16 expected result
0000DD30				12822+	DR0P	R5	
0000DD30	BBBBBBBB 11111111			12823	DC	XL16'BBBBBBBB 11111111 44444444 88888888'	result
0000DD38	44444444 88888888						
0000DD40	33333333 55555555			12824	DC	XL16'33333333 55555555 66666666 99999999'	v2
0000DD48	66666666 99999999						
0000DD50	77777777 BBBBBBBB			12825	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3
0000DD58	DDDDDDDD EEEEEEEE						
0000DD60	AAAAAAAA CCCCCCCC			12826	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
0000DD68	33333333 55555555						
				12827			
				12828 * i5 = 76:		/* 01001 100 +++ */	
				12829	VRI_K	VEVAL,76	
0000DD70				12830+	DS	0FD	
0000DD70		0000DD70		12831+	USING	*,R5	base for test data and test routine
0000DD70	0000DDB8			12832+T263	DC	A(X263)	address of test routine
0000DD74	0107			12833+	DC	H'263'	test number
0000DD76	00			12834+	DC	X'00'	
0000DD77	4C			12835+	DC	HL1'76'	i5
0000DD78	E5C5E5C1 D3404040			12836+	DC	CL8'VEVAL'	instruction name
0000DD80	0000DE08			12837+	DC	A(RE263+16)	address of v2 source
0000DD84	0000DE18			12838+	DC	A(RE263+32)	address of v3 source
0000DD88	0000DE28			12839+	DC	A(RE263+48)	address of v4 source
0000DD8C	00000010			12840+	DC	A(16)	result length
0000DD90	0000DDF8			12841+REA263	DC	A(RE263)	result address
0000DD98	00000000 00000000			12842+	DS	FD	gap
0000DDA0	00000000 00000000			12843+V10263	DS	XL16	V1 output
0000DDA8	00000000 00000000						
0000DDB0	00000000 00000000			12844+	DS	FD	gap
				12845+*			
0000DDB8				12846+X263	DS	0F	
0000DDB8	B982 0011			12847+	XGR	R1,R1	
0000DDBC	4110 8E94		00001094	12848+	LA	R1,V1FUDGE	load v1 fudge
0000DDC0	E711 0000 0006		00000000	12849+	VL	v1,0(R1)	use v21 to test decoder
0000DDC6	E310 5010 0014		00000010	12850+	LGF	R1,V2ADDR	load v2 source
0000DDCC	E721 0000 0006		00000000	12851+	VL	v2,0(R1)	use v22 to test decoder
0000DDD2	E310 5014 0014		00000014	12852+	LGF	R1,V3ADDR	load v3 source
0000DDD8	E731 0000 0006		00000000	12853+	VL	v3,0(R1)	use v23 to test decoder
0000DDDE	E310 5018 0014		00000018	12854+	LGF	R1,V4ADDR	load v4 source
0000DDE4	E741 0000 0006		00000000	12855+	VL	v4,0(R1)	use v24 to test decoder
0000DDEA				12858+	DS	0H	E788 VEVAL
0000DDEA	E7			12859+	DC	X'E7'	- Vector Evaluate
0000DDEB	12			12860+	DC	X'12'	v1, v2
0000DDEC	30			12861+	DC	X'30'	v3, reserved
0000DDED	4C			12862+	DC	HL1'76'	i5
0000DDEE	40			12863+	DC	x'40'	v4, RXB

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000DDEF	88			12864+	DC	X'88'			
0000DDF0	E710 5030 000E		0000DDA0	12866+	VST	V1,V10263	save v1 output		
0000DDF6	07FB			12867+	BR	R11	return		
0000DDF8				12868+RE263	DC	0F	xl16 expected result		
0000DDF8				12869+	DROP	R5			
0000DDF8	EEEEEEEE DDDDDDDD			12870	DC	XL16'EEEEEEEE DDDDDDDD 99999999 33333333'	result		
0000DE00	99999999 33333333								
0000DE08	33333333 55555555			12871	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000DE10	99999999 AAAAAAAA								
0000DE18	11111111 22222222			12872	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000DE20	44444444 88888888								
0000DE28	FFFFFFFF EEEEEEEE			12873	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
0000DE30	DDDDDDDD BBBB BBBB								
				12874					
				12875	VRI_K	VEVAL,76			
0000DE38				12876+	DS	0FD			
0000DE38		0000DE38		12877+	USING	*,R5	base for test data and test routine		
0000DE38	0000DE80			12878+T264	DC	A(X264)	address of test routine		
0000DE3C	0108			12879+	DC	H'264'	test number		
0000DE3E	00			12880+	DC	X'00'			
0000DE3F	4C			12881+	DC	HL1'76'	i5		
0000DE40	E5C5E5C1 D3404040			12882+	DC	CL8'VEVAL'	instruction name		
0000DE48	0000DED0			12883+	DC	A(RE264+16)	address of v2 source		
0000DE4C	0000DEE0			12884+	DC	A(RE264+32)	address of v3 source		
0000DE50	0000DEF0			12885+	DC	A(RE264+48)	address of v4 source		
0000DE54	00000010			12886+	DC	A(16)	result length		
0000DE58	0000DEC0			12887+REA264	DC	A(RE264)	result address		
0000DE60	00000000 00000000			12888+	DS	FD	gap		
0000DE68	00000000 00000000			12889+V10264	DS	XL16	V1 output		
0000DE70	00000000 00000000								
0000DE78	00000000 00000000			12890+	DS	FD	gap		
				12891+*					
0000DE80				12892+X264	DS	0F			
0000DE80	B982 0011			12893+	XGR	R1,R1			
0000DE84	4110 8E94		00001094	12894+	LA	R1,V1FUDGE	load v1 fudge		
0000DE88	E711 0000 0006		00000000	12895+	VL	v1,0(R1)	use v21 to test decoder		
0000DE8E	E310 5010 0014		00000010	12896+	LGF	R1,V2ADDR	load v2 source		
0000DE94	E721 0000 0006		00000000	12897+	VL	v2,0(R1)	use v22 to test decoder		
0000DE9A	E310 5014 0014		00000014	12898+	LGF	R1,V3ADDR	load v3 source		
0000DEA0	E731 0000 0006		00000000	12899+	VL	v3,0(R1)	use v23 to test decoder		
0000DEA6	E310 5018 0014		00000018	12900+	LGF	R1,V4ADDR	load v4 source		
0000DEAC	E741 0000 0006		00000000	12901+	VL	v4,0(R1)	use v24 to test decoder		
0000DEB2				12904+	DS	0H	E788 VEVAL		
0000DEB2	E7			12905+	DC	X'E7'	- Vector Evaluate		
0000DEB3	12			12906+	DC	X'12'	v1, v2		
0000DEB4	30			12907+	DC	X'30'	v3, reserved		
0000DEB5	4C			12908+	DC	HL1'76'	i5		
0000DEB6	40			12909+	DC	x'40'	v4, RXB		
0000DEB7	88			12910+	DC	X'88'			
0000DEB8	E710 5030 000E		0000DE68	12912+	VST	V1,V10264	save v1 output		
0000DEBE	07FB			12913+	BR	R11	return		
0000DEC0				12914+RE264	DC	0F	xl16 expected result		
0000DEC0				12915+	DROP	R5			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000DEC0	88888888 44444444			12916	DC	XL16'	88888888 44444444 22222222 11111111'	result	
0000DEC8	22222222 11111111								
0000DED0	33333333 55555555			12917	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
0000DED8	66666666 99999999								
0000DEE0	77777777 BBBB BBBB			12918	DC	XL16'	77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
0000DEE8	DDDD DDDD EEEEEEEE								
0000DEF0	AAAA AAAAA CCCCCCCC			12919	DC	XL16'	AAAA AAAAA CCCCCCCC 33333333 55555555'	v4	
0000DEF8	33333333 55555555								
				12920					
				12921	* i5 = 77: /* 01001 101 +++ */				
				12922	VRI_K VEVAL, 77				
0000DF00				12923+	DS	0FD			
0000DF00		0000DF00		12924+	USING	*, R5		base for test data and test routine	
0000DF00	0000DF48			12925+T265	DC	A(X265)		address of test routine	
0000DF04	0109			12926+	DC	H'265'		test number	
0000DF06	00			12927+	DC	X'00'			
0000DF07	4D			12928+	DC	HL1'77'		i5	
0000DF08	E5C5E5C1 D3404040			12929+	DC	CL8'VEVAL'		instruction name	
0000DF10	0000DF98			12930+	DC	A(RE265+16)		address of v2 source	
0000DF14	0000DFA8			12931+	DC	A(RE265+32)		address of v3 source	
0000DF18	0000DFB8			12932+	DC	A(RE265+48)		address of v4 source	
0000DF1C	00000010			12933+	DC	A(16)		result length	
0000DF20	0000DF88			12934+REA265	DC	A(RE265)		result address	
0000DF28	00000000 00000000			12935+	DS	FD		gap	
0000DF30	00000000 00000000			12936+V10265	DS	XL16		V1 output	
0000DF38	00000000 00000000								
0000DF40	00000000 00000000			12937+	DS	FD		gap	
				12938+*					
0000DF48				12939+X265	DS	0F			
0000DF48	B982 0011			12940+	XGR	R1, R1			
0000DF4C	4110 8E94		00001094	12941+	LA	R1, V1FUDGE		load v1 fudge	
0000DF50	E711 0000 0006		00000000	12942+	VL	v1, 0(R1)		use v21 to test decoder	
0000DF56	E310 5010 0014		00000010	12943+	LGF	R1, V2ADDR		load v2 source	
0000DF5C	E721 0000 0006		00000000	12944+	VL	v2, 0(R1)		use v22 to test decoder	
0000DF62	E310 5014 0014		00000014	12945+	LGF	R1, V3ADDR		load v3 source	
0000DF68	E731 0000 0006		00000000	12946+	VL	v3, 0(R1)		use v23 to test decoder	
0000DF6E	E310 5018 0014		00000018	12947+	LGF	R1, V4ADDR		load v4 source	
0000DF74	E741 0000 0006		00000000	12948+	VL	v4, 0(R1)		use v24 to test decoder	
0000DF7A				12951+	DS	0H		E788 VEVAL	
0000DF7A	E7			12952+	DC	X'E7'		- Vector Evaluate	
0000DF7B	12			12953+	DC	X'12'		v1, v2	
0000DF7C	30			12954+	DC	X'30'		v3, reserved	
0000DF7D	4D			12955+	DC	HL1'77'		i5	
0000DF7E	40			12956+	DC	x'40'		v4, RXB	
0000DF7F	88			12957+	DC	X'88'			
0000DF80	E710 5030 000E		0000DF30	12959+	VST	V1, V10265		save v1 output	
0000DF86	07FB			12960+	BR	R11		return	
0000DF88				12961+RE265	DC	0F		xl16 expected result	
0000DF88				12962+	DROP	R5			
0000DF88	FFFFFFFF DDDDDDDD			12963	DC	XL16'	FFFFFFFF DDDDDDDD 99999999 BBBB BBBB'	result	
0000DF90	99999999 BBBB BBBB								
0000DF98	33333333 55555555			12964	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
0000DFA0	99999999 AAAAAAAA								
0000DFA8	11111111 22222222			12965	DC	XL16'	11111111 22222222 44444444 88888888'	v3	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000DFB0	44444444	88888888							
0000DFB8	FFFFFFFF	EEEEEEEE		12966	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBB BBBB' v4
0000DFC0	DDDDDDDD	BBBBBBBB							
				12967					
				12968	VRI_K	VEVAL, 77			
0000DFC8				12969+	DS	0FD			
0000DFC8			0000DFC8	12970+	USING	*, R5			base for test data and test routine
0000DFC8	0000E010			12971+T266	DC	A(X266)			address of test routine
0000DFCC	010A			12972+	DC	H'266'			test number
0000DFCE	00			12973+	DC	X'00'			
0000DFCF	4D			12974+	DC	HL1'77'			i5
0000DFD0	E5C5E5C1	D3404040		12975+	DC	CL8'VEVAL'			instruction name
0000DFD8	0000E060			12976+	DC	A(RE266+16)			address of v2 source
0000DFDC	0000E070			12977+	DC	A(RE266+32)			address of v3 source
0000DFE0	0000E080			12978+	DC	A(RE266+48)			address of v4 source
0000DFE4	00000010			12979+	DC	A(16)			result length
0000DFE8	0000E050			12980+REA266	DC	A(RE266)			result address
0000DFF0	00000000	00000000		12981+	DS	FD			gap
0000DFF8	00000000	00000000		12982+V10266	DS	XL16			V1 output
0000E000	00000000	00000000							
0000E008	00000000	00000000		12983+	DS	FD			gap
				12984+*					
0000E010				12985+X266	DS	0F			
0000E010	B982 0011			12986+	XGR	R1, R1			
0000E014	4110 8E94		00001094	12987+	LA	R1, V1FUDGE			load v1 fudge
0000E018	E711 0000 0006		00000000	12988+	VL	v1, 0(R1)			use v21 to test decoder
0000E01E	E310 5010 0014		00000010	12989+	LGF	R1, V2ADDR			load v2 source
0000E024	E721 0000 0006		00000000	12990+	VL	v2, 0(R1)			use v22 to test decoder
0000E02A	E310 5014 0014		00000014	12991+	LGF	R1, V3ADDR			load v3 source
0000E030	E731 0000 0006		00000000	12992+	VL	v3, 0(R1)			use v23 to test decoder
0000E036	E310 5018 0014		00000018	12993+	LGF	R1, V4ADDR			load v4 source
0000E03C	E741 0000 0006		00000000	12994+	VL	v4, 0(R1)			use v24 to test decoder
0000E042				12997+	DS	0H			E788 VEVAL
0000E042	E7			12998+	DC	X'E7'			- Vector Evaluate
0000E043	12			12999+	DC	X'12'			v1, v2
0000E044	30			13000+	DC	X'30'			v3, reserved
0000E045	4D			13001+	DC	HL1'77'			i5
0000E046	40			13002+	DC	x'40'			v4, RXB
0000E047	88			13003+	DC	X'88'			
0000E048	E710 5030 000E		0000DFF8	13005+	VST	V1, V10266			save v1 output
0000E04E	07FB			13006+	BR	R11			return
0000E050				13007+RE266	DC	0F			xl16 expected result
0000E050				13008+	DROP	R5			
0000E050	AAAAAAAA	44444444		13009	DC	XL16'	AAAAAAAA	44444444	22222222 11111111' result
0000E058	22222222	11111111							
0000E060	33333333	55555555		13010	DC	XL16'	33333333	55555555	66666666 99999999' v2
0000E068	66666666	99999999							
0000E070	77777777	BBBBBBBB		13011	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
0000E078	DDDDDDDD	EEEEEEEE							
0000E080	AAAAAAAA	CCCCCCCC		13012	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
0000E088	33333333	55555555							
				13013					
				13014	*	i5 = 78:	/* 01001 110	+++	*/
				13015	VRI_K	VEVAL, 78			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000E090				13016+	DS	0FD			
0000E090		0000E090		13017+	USING	*,R5		base for test data and test routine	
0000E090	0000E0D8			13018+T267	DC	A(X267)		address of test routine	
0000E094	010B			13019+	DC	H'267'		test number	
0000E096	00			13020+	DC	X'00'			
0000E097	4E			13021+	DC	HL1'78'		i5	
0000E098	E5C5E5C1 D3404040			13022+	DC	CL8'VEVAL'		instruction name	
0000E0A0	0000E128			13023+	DC	A(RE267+16)		address of v2 source	
0000E0A4	0000E138			13024+	DC	A(RE267+32)		address of v3 source	
0000E0A8	0000E148			13025+	DC	A(RE267+48)		address of v4 source	
0000E0AC	00000010			13026+	DC	A(16)		result length	
0000E0B0	0000E118			13027+REA267	DC	A(RE267)		result address	
0000E0B8	00000000 00000000			13028+	DS	FD		gap	
0000E0C0	00000000 00000000			13029+V10267	DS	XL16		V1 output	
0000E0C8	00000000 00000000								
0000E0D0	00000000 00000000			13030+	DS	FD		gap	
				13031+*					
0000E0D8				13032+X267	DS	0F			
0000E0D8	B982 0011			13033+	XGR	R1,R1			
0000E0DC	4110 8E94		00001094	13034+	LA	R1,V1FUDGE		load v1 fudge	
0000E0E0	E711 0000 0006		00000000	13035+	VL	v1,0(R1)		use v21 to test decoder	
0000E0E6	E310 5010 0014		00000010	13036+	LGF	R1,V2ADDR		load v2 source	
0000E0EC	E721 0000 0006		00000000	13037+	VL	v2,0(R1)		use v22 to test decoder	
0000E0F2	E310 5014 0014		00000014	13038+	LGF	R1,V3ADDR		load v3 source	
0000E0F8	E731 0000 0006		00000000	13039+	VL	v3,0(R1)		use v23 to test decoder	
0000E0FE	E310 5018 0014		00000018	13040+	LGF	R1,V4ADDR		load v4 source	
0000E104	E741 0000 0006		00000000	13041+	VL	v4,0(R1)		use v24 to test decoder	
0000E10A				13044+	DS	0H		E788 VEVAL	
0000E10A	E7			13045+	DC	X'E7'		- Vector Evaluate	
0000E10B	12			13046+	DC	X'12'		v1, v2	
0000E10C	30			13047+	DC	X'30'		v3, reserved	
0000E10D	4E			13048+	DC	HL1'78'		i5	
0000E10E	40			13049+	DC	x'40'		v4, RXB	
0000E10F	88			13050+	DC	X'88'			
0000E110	E710 5030 000E		0000E0C0	13052+	VST	V1,V10267		save v1 output	
0000E116	07FB			13053+	BR	R11		return	
0000E118				13054+RE267	DC	0F		xl16 expected result	
0000E118				13055+	DROP	R5			
0000E118	EEEEEEEE DDDDDDDD			13056	DC	XL16'EEEEEEEE DDDDDDDD 99999999 33333333'		result	
0000E120	99999999 33333333								
0000E128	33333333 55555555			13057	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
0000E130	99999999 AAAAAAAA								
0000E138	11111111 22222222			13058	DC	XL16'11111111 22222222 44444444 88888888'		v3	
0000E140	44444444 88888888								
0000E148	FFFFFFFF EEEEEEEE			13059	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
0000E150	DDDDDDDD BBBB BBBB								
				13060					
				13061	VRI_K	VEVAL,78			
0000E158				13062+	DS	0FD			
0000E158		0000E158		13063+	USING	*,R5		base for test data and test routine	
0000E158	0000E1A0			13064+T268	DC	A(X268)		address of test routine	
0000E15C	010C			13065+	DC	H'268'		test number	
0000E15E	00			13066+	DC	X'00'			
0000E15F	4E			13067+	DC	HL1'78'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000E160	E5C5E5C1 D3404040			13068+	DC	CL8'VEVAL'	instruction name		
0000E168	0000E1F0			13069+	DC	A(RE268+16)	address of v2 source		
0000E16C	0000E200			13070+	DC	A(RE268+32)	address of v3 source		
0000E170	0000E210			13071+	DC	A(RE268+48)	address of v4 source		
0000E174	00000010			13072+	DC	A(16)	result length		
0000E178	0000E1E0			13073+REA268	DC	A(RE268)	result address		
0000E180	00000000 00000000			13074+	DS	FD	gap		
0000E188	00000000 00000000			13075+V10268	DS	XL16	V1 output		
0000E190	00000000 00000000								
0000E198	00000000 00000000			13076+	DS	FD	gap		
				13077+*					
0000E1A0				13078+X268	DS	0F			
0000E1A0	B982 0011			13079+	XGR	R1, R1			
0000E1A4	4110 8E94		00001094	13080+	LA	R1, V1FUDGE	load v1 fudge		
0000E1A8	E711 0000 0006		00000000	13081+	VL	v1, 0(R1)	use v21 to test decoder		
0000E1AE	E310 5010 0014		00000010	13082+	LGF	R1, V2ADDR	load v2 source		
0000E1B4	E721 0000 0006		00000000	13083+	VL	v2, 0(R1)	use v22 to test decoder		
0000E1BA	E310 5014 0014		00000014	13084+	LGF	R1, V3ADDR	load v3 source		
0000E1C0	E731 0000 0006		00000000	13085+	VL	v3, 0(R1)	use v23 to test decoder		
0000E1C6	E310 5018 0014		00000018	13086+	LGF	R1, V4ADDR	load v4 source		
0000E1CC	E741 0000 0006		00000000	13087+	VL	v4, 0(R1)	use v24 to test decoder		
0000E1D2				13090+	DS	0H	E788 VEVAL		
0000E1D2	E7			13091+	DC	X'E7'	- Vector Evaluate		
0000E1D3	12			13092+	DC	X'12'	v1, v2		
0000E1D4	30			13093+	DC	X'30'	v3, reserved		
0000E1D5	4E			13094+	DC	HL1'78'	i5		
0000E1D6	40			13095+	DC	x'40'	v4, RXB		
0000E1D7	88			13096+	DC	X'88'			
0000E1D8	E710 5030 000E		0000E188	13098+	VST	V1, V10268	save v1 output		
0000E1DE	07FB			13099+	BR	R11	return		
0000E1E0				13100+RE268	DC	0F	xl16 expected result		
0000E1E0				13101+	DROP	R5			
0000E1E0	99999999 55555555			13102	DC	XL16'99999999 55555555 66666666 99999999'	result		
0000E1E8	66666666 99999999								
0000E1F0	33333333 55555555			13103	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000E1F8	66666666 99999999								
0000E200	77777777 BBBB BBBB			13104	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000E208	DDDDDDDD EEEEEEEE								
0000E210	AAAAAAAA CCCCCCCC			13105	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000E218	33333333 55555555								
				13106					
				13107 * i5 = 79:		/* 01001 111 +++ */			
				13108	VRI_K	VEVAL, 79			
0000E220				13109+	DS	0FD			
0000E220		0000E220		13110+	USING	*, R5	base for test data and test routine		
0000E220	0000E268			13111+T269	DC	A(X269)	address of test routine		
0000E224	010D			13112+	DC	H'269'	test number		
0000E226	00			13113+	DC	X'00'			
0000E227	4F			13114+	DC	HL1'79'	i5		
0000E228	E5C5E5C1 D3404040			13115+	DC	CL8'VEVAL'	instruction name		
0000E230	0000E2B8			13116+	DC	A(RE269+16)	address of v2 source		
0000E234	0000E2C8			13117+	DC	A(RE269+32)	address of v3 source		
0000E238	0000E2D8			13118+	DC	A(RE269+48)	address of v4 source		
0000E23C	00000010			13119+	DC	A(16)	result length		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000E240	0000E2A8			13120+REA269	DC	A(RE269)	result address	
0000E248	00000000 00000000			13121+	DS	FD	gap	
0000E250	00000000 00000000			13122+V10269	DS	XL16	V1 output	
0000E258	00000000 00000000							
0000E260	00000000 00000000			13123+	DS	FD	gap	
				13124+*				
0000E268				13125+X269	DS	0F		
0000E268	B982 0011			13126+	XGR	R1, R1		
0000E26C	4110 8E94		00001094	13127+	LA	R1, V1FUDGE	load v1 fudge	
0000E270	E711 0000 0006		00000000	13128+	VL	v1, 0(R1)	use v21 to test decoder	
0000E276	E310 5010 0014		00000010	13129+	LGF	R1, V2ADDR	load v2 source	
0000E27C	E721 0000 0006		00000000	13130+	VL	v2, 0(R1)	use v22 to test decoder	
0000E282	E310 5014 0014		00000014	13131+	LGF	R1, V3ADDR	load v3 source	
0000E288	E731 0000 0006		00000000	13132+	VL	v3, 0(R1)	use v23 to test decoder	
0000E28E	E310 5018 0014		00000018	13133+	LGF	R1, V4ADDR	load v4 source	
0000E294	E741 0000 0006		00000000	13134+	VL	v4, 0(R1)	use v24 to test decoder	
0000E29A				13137+	DS	0H	E788 VEVAL	
0000E29A	E7			13138+	DC	X'E7'	- Vector Evaluate	
0000E29B	12			13139+	DC	X'12'	v1, v2	
0000E29C	30			13140+	DC	X'30'	v3, reserved	
0000E29D	4F			13141+	DC	HL1'79'	i5	
0000E29E	40			13142+	DC	x'40'	v4, RXB	
0000E29F	88			13143+	DC	X'88'		
0000E2A0	E710 5030 000E		0000E250	13145+	VST	V1, V10269	save v1 output	
0000E2A6	07FB			13146+	BR	R11	return	
0000E2A8				13147+REA269	DC	0F	xl16 expected result	
0000E2A8				13148+	DROP	R5		
0000E2A8	FFFFFFFF DDDDDDDD			13149	DC	XL16'FFFFFFFF DDDDDDDD 99999999 BBBB BBBB'	result	
0000E2B0	99999999 BBBB BBBB							
0000E2B8	33333333 55555555			13150	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
0000E2C0	99999999 AAAAAAAA							
0000E2C8	11111111 22222222			13151	DC	XL16'11111111 22222222 44444444 88888888'	v3	
0000E2D0	44444444 88888888							
0000E2D8	FFFFFFFF EEEEEEEE			13152	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
0000E2E0	DDDDDDDD BBBB BBBB							
				13153				
0000E2E8				13154	VRI_K	VEVAL, 79		
0000E2E8		0000E2E8		13155+	DS	0FD		
0000E2E8	0000E330			13156+	USING	*, R5	base for test data and test routine	
0000E2EC	010E			13157+T270	DC	A(X270)	address of test routine	
0000E2EE	00			13158+	DC	H'270'	test number	
0000E2EF	4F			13159+	DC	X'00'		
0000E2F0	E5C5E5C1 D3404040			13160+	DC	HL1'79'	i5	
0000E2F8	0000E380			13161+	DC	CL8'VEVAL'	instruction name	
0000E2FC	0000E390			13162+	DC	A(RE270+16)	address of v2 source	
0000E300	0000E3A0			13163+	DC	A(RE270+32)	address of v3 source	
0000E304	00000010			13164+	DC	A(RE270+48)	address of v4 source	
0000E308	00000010			13165+	DC	A(16)	result length	
0000E308	0000E370			13166+REA270	DC	A(RE270)	result address	
0000E310	00000000 00000000			13167+	DS	FD	gap	
0000E318	00000000 00000000			13168+V10270	DS	XL16	V1 output	
0000E320	00000000 00000000							
0000E328	00000000 00000000			13169+	DS	FD	gap	
				13170+*				

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000E330				13171+X270	DS	0F			
0000E330	B982 0011			13172+	XGR	R1,R1			
0000E334	4110 8E94		00001094	13173+	LA	R1,V1FUDGE	load v1 fudge		
0000E338	E711 0000 0006		00000000	13174+	VL	v1,0(R1)	use v21 to test decoder		
0000E33E	E310 5010 0014		00000010	13175+	LGF	R1,V2ADDR	load v2 source		
0000E344	E721 0000 0006		00000000	13176+	VL	v2,0(R1)	use v22 to test decoder		
0000E34A	E310 5014 0014		00000014	13177+	LGF	R1,V3ADDR	load v3 source		
0000E350	E731 0000 0006		00000000	13178+	VL	v3,0(R1)	use v23 to test decoder		
0000E356	E310 5018 0014		00000018	13179+	LGF	R1,V4ADDR	load v4 source		
0000E35C	E741 0000 0006		00000000	13180+	VL	v4,0(R1)	use v24 to test decoder		
0000E362				13183+	DS	0H	E788 VEVAL		
0000E362	E7			13184+	DC	X'E7'	- Vector Evaluate		
0000E363	12			13185+	DC	X'12'	v1, v2		
0000E364	30			13186+	DC	X'30'	v3, reserved		
0000E365	4F			13187+	DC	HL1'79'	i5		
0000E366	40			13188+	DC	x'40'	v4, RXB		
0000E367	88			13189+	DC	X'88'			
0000E368	E710 5030 000E		0000E318	13191+	VST	V1,V10270	save v1 output		
0000E36E	07FB			13192+	BR	R11	return		
0000E370				13193+RE270	DC	0F	xl16 expected result		
0000E370				13194+	DROP	R5			
0000E370	BBBBBBBB 55555555			13195	DC	XL16'BBBBBBBB 55555555 66666666 99999999'	result		
0000E378	66666666 99999999								
0000E380	33333333 55555555			13196	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000E388	66666666 99999999								
0000E390	77777777 BBBBBBBB			13197	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
0000E398	DDDDDDDD EEEEEEEE								
0000E3A0	AAAAAAAA CCCCCCCC			13198	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000E3A8	33333333 55555555								
				13199					
				13200					
				13201 * Row 10					
				13202 * i5 = 80:		/* 01010 000 */			
				13203	VRI_K	VEVAL,80			
0000E3B0				13204+	DS	0FD			
0000E3B0		0000E3B0		13205+	USING	*,R5	base for test data and test routine		
0000E3B0	0000E3F8			13206+T271	DC	A(X271)	address of test routine		
0000E3B4	010F			13207+	DC	H'271'	test number		
0000E3B6	00			13208+	DC	X'00'			
0000E3B7	50			13209+	DC	HL1'80'	i5		
0000E3B8	E5C5E5C1 D3404040			13210+	DC	CL8'VEVAL'	instruction name		
0000E3C0	0000E448			13211+	DC	A(RE271+16)	address of v2 source		
0000E3C4	0000E458			13212+	DC	A(RE271+32)	address of v3 source		
0000E3C8	0000E468			13213+	DC	A(RE271+48)	address of v4 source		
0000E3CC	00000010			13214+	DC	A(16)	result length		
0000E3D0	0000E438			13215+REA271	DC	A(RE271)	result address		
0000E3D8	00000000 00000000			13216+	DS	FD	gap		
0000E3E0	00000000 00000000			13217+V10271	DS	XL16	V1 output		
0000E3E8	00000000 00000000								
0000E3F0	00000000 00000000			13218+	DS	FD	gap		
				13219+*					
0000E3F8				13220+X271	DS	0F			
0000E3F8	B982 0011			13221+	XGR	R1,R1			
0000E3FC	4110 8E94		00001094	13222+	LA	R1,V1FUDGE	load v1 fudge		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000E400	E711 0000 0006		00000000	13223+	VL	v1,0(R1)	use v21 to test decoder		
0000E406	E310 5010 0014		00000010	13224+	LGF	R1,V2ADDR	load v2 source		
0000E40C	E721 0000 0006		00000000	13225+	VL	v2,0(R1)	use v22 to test decoder		
0000E412	E310 5014 0014		00000014	13226+	LGF	R1,V3ADDR	load v3 source		
0000E418	E731 0000 0006		00000000	13227+	VL	v3,0(R1)	use v23 to test decoder		
0000E41E	E310 5018 0014		00000018	13228+	LGF	R1,V4ADDR	load v4 source		
0000E424	E741 0000 0006		00000000	13229+	VL	v4,0(R1)	use v24 to test decoder		
0000E42A				13232+	DS	0H	E788 VEVAL		
0000E42A	E7			13233+	DC	X'E7'	- Vector Evaluate		
0000E42B	12			13234+	DC	X'12'	v1, v2		
0000E42C	30			13235+	DC	X'30'	v3, reserved		
0000E42D	50			13236+	DC	HL1'80'	i5		
0000E42E	40			13237+	DC	x'40'	v4, RXB		
0000E42F	88			13238+	DC	X'88'			
0000E430	E710 5030 000E		0000E3E0	13240+	VST	V1,V10271	save v1 output		
0000E436	07FB			13241+	BR	R11	return		
0000E438				13242+RE271	DC	0F	xl16 expected result		
0000E438				13243+	DR0P	R5			
0000E438	CCCCCCCC AAAAAAAAAA			13244	DC	XL16'CCCCCCCC AAAAAAAAAA 44444444 11111111'	result		
0000E440	44444444 11111111								
0000E448	33333333 55555555			13245	DC	XL16'33333333 55555555 99999999 AAAAAAAAAA'	v2		
0000E450	99999999 AAAAAAAAAA								
0000E458	11111111 22222222			13246	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000E460	44444444 88888888								
0000E468	FFFFFFFF EEEEEEEE			13247	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
0000E470	DDDDDDDD BBBB BBBB								
				13248					
0000E478				13249	VRI_K	VEVAL,80			
0000E478		0000E478		13250+	DS	0FD			
0000E478	0000E4C0			13251+	USING	*,R5	base for test data and test routine		
0000E478	0110			13252+T272	DC	A(X272)	address of test routine		
0000E47C	0110			13253+	DC	H'272'	test number		
0000E47E	00			13254+	DC	X'00'			
0000E47F	50			13255+	DC	HL1'80'	i5		
0000E480	E5C5E5C1 D3404040			13256+	DC	CL8'VEVAL'	instruction name		
0000E488	0000E510			13257+	DC	A(RE272+16)	address of v2 source		
0000E48C	0000E520			13258+	DC	A(RE272+32)	address of v3 source		
0000E490	0000E530			13259+	DC	A(RE272+48)	address of v4 source		
0000E494	00000010			13260+	DC	A(16)	result length		
0000E498	0000E500			13261+REA272	DC	A(RE272)	result address		
0000E4A0	00000000 00000000			13262+	DS	FD	gap		
0000E4A8	00000000 00000000			13263+V10272	DS	XL16	V1 output		
0000E4B0	00000000 00000000								
0000E4B8	00000000 00000000			13264+	DS	FD	gap		
				13265+*					
0000E4C0				13266+X272	DS	0F			
0000E4C0	B982 0011			13267+	XGR	R1,R1			
0000E4C4	4110 8E94		00001094	13268+	LA	R1,V1FUDGE	load v1 fudge		
0000E4C8	E711 0000 0006		00000000	13269+	VL	v1,0(R1)	use v21 to test decoder		
0000E4CE	E310 5010 0014		00000010	13270+	LGF	R1,V2ADDR	load v2 source		
0000E4D4	E721 0000 0006		00000000	13271+	VL	v2,0(R1)	use v22 to test decoder		
0000E4DA	E310 5014 0014		00000014	13272+	LGF	R1,V3ADDR	load v3 source		
0000E4E0	E731 0000 0006		00000000	13273+	VL	v3,0(R1)	use v23 to test decoder		
0000E4E6	E310 5018 0014		00000018	13274+	LGF	R1,V4ADDR	load v4 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000E4EC	E741 0000 0006		00000000	13275+	VL	v4,0(R1)	use v24 to test decoder		
0000E4F2				13278+	DS	0H	E788 VEVAL		
0000E4F2	E7			13279+	DC	X'E7'	- Vector Evaluate		
0000E4F3	12			13280+	DC	X'12'	v1, v2		
0000E4F4	30			13281+	DC	X'30'	v3, reserved		
0000E4F5	50			13282+	DC	HL1'80'	i5		
0000E4F6	40			13283+	DC	x'40'	v4, RXB		
0000E4F7	88			13284+	DC	X'88'			
0000E4F8	E710 5030 000E		0000E4A8	13286+	VST	V1,V10272	save v1 output		
0000E4FE	07FB			13287+	BR	R11	return		
0000E500				13288+RE272	DC	0F	xl16 expected result		
0000E500				13289+	DR0P	R5			
0000E500	88888888 88888888			13290	DC	XL16'88888888 88888888 11111111 44444444'	result		
0000E508	11111111 44444444								
0000E510	33333333 55555555			13291	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000E518	66666666 99999999								
0000E520	77777777 BBBB BBBB			13292	DC	XL16'77777777 BBBB BBBB DDDDDDDDD EEEEEEEEE'	v3		
0000E528	DDDDDDDD EEEEEEEEE								
0000E530	AAAAAAAA CCCCCCCC			13293	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000E538	33333333 55555555								
				13294					
				13295 * i5 = 82:		/* 01010 010 +++ */			
				13296	VRI_K	VEVAL,82			
0000E540				13297+	DS	0FD			
0000E540		0000E540		13298+	USING	*,R5	base for test data and test routine		
0000E540	0000E588			13299+T273	DC	A(X273)	address of test routine		
0000E544	0111			13300+	DC	H'273'	test number		
0000E546	00			13301+	DC	X'00'			
0000E547	52			13302+	DC	HL1'82'	i5		
0000E548	E5C5E5C1 D3404040			13303+	DC	CL8'VEVAL'	instruction name		
0000E550	0000E5D8			13304+	DC	A(RE273+16)	address of v2 source		
0000E554	0000E5E8			13305+	DC	A(RE273+32)	address of v3 source		
0000E558	0000E5F8			13306+	DC	A(RE273+48)	address of v4 source		
0000E55C	00000010			13307+	DC	A(16)	result length		
0000E560	0000E5C8			13308+REA273	DC	A(RE273)	result address		
0000E568	00000000 00000000			13309+	DS	FD	gap		
0000E570	00000000 00000000			13310+V10273	DS	XL16	V1 output		
0000E578	00000000 00000000								
0000E580	00000000 00000000			13311+	DS	FD	gap		
				13312+*					
0000E588				13313+X273	DS	0F			
0000E588	B982 0011			13314+	XGR	R1,R1			
0000E58C	4110 8E94		00001094	13315+	LA	R1,V1FUDGE	load v1 fudge		
0000E590	E711 0000 0006		00000000	13316+	VL	v1,0(R1)	use v21 to test decoder		
0000E596	E310 5010 0014		00000010	13317+	LGF	R1,V2ADDR	load v2 source		
0000E59C	E721 0000 0006		00000000	13318+	VL	v2,0(R1)	use v22 to test decoder		
0000E5A2	E310 5014 0014		00000014	13319+	LGF	R1,V3ADDR	load v3 source		
0000E5A8	E731 0000 0006		00000000	13320+	VL	v3,0(R1)	use v23 to test decoder		
0000E5AE	E310 5018 0014		00000018	13321+	LGF	R1,V4ADDR	load v4 source		
0000E5B4	E741 0000 0006		00000000	13322+	VL	v4,0(R1)	use v24 to test decoder		
0000E5BA				13325+	DS	0H	E788 VEVAL		
0000E5BA	E7			13326+	DC	X'E7'	- Vector Evaluate		
0000E5BB	12			13327+	DC	X'12'	v1, v2		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000E5BC	30			13328+	DC	X'30'	v3, reserved		
0000E5BD	52			13329+	DC	HL1'82'	i5		
0000E5BE	40			13330+	DC	x'40'	v4, RXB		
0000E5BF	88			13331+	DC	X'88'			
0000E5C0	E710 5030 000E		0000E570	13333+	VST	V1,V10273	save v1 output		
0000E5C6	07FB			13334+	BR	R11	return		
0000E5C8				13335+RE273	DC	0F	xl16 expected result		
0000E5C8				13336+	DR0P	R5			
0000E5C8	CCCCCCCC AAAAAAAA			13337	DC	XL16'CCCCCCCC AAAAAAAA 44444444 11111111'	result		
0000E5D0	44444444 11111111								
0000E5D8	33333333 55555555			13338	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000E5E0	99999999 AAAAAAAA								
0000E5E8	11111111 22222222			13339	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000E5F0	44444444 88888888								
0000E5F8	FFFFFFFF EEEEEEEE			13340	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000E600	DDDDDDDD BBBBBBBB								
0000E608				13341					
0000E608				13342	VRI_K	VEVAL, 82			
0000E608		0000E608		13343+	DS	0FD			
0000E608	0000E650			13344+	USING	*,R5	base for test data and test routine		
0000E60C	0112			13345+T274	DC	A(X274)	address of test routine		
0000E60E	00			13346+	DC	H'274'	test number		
0000E60F	52			13347+	DC	X'00'			
0000E610	E5C5E5C1 D3404040			13348+	DC	HL1'82'	i5		
0000E618	0000E6A0			13349+	DC	CL8'VEVAL'	instruction name		
0000E61C	0000E6B0			13350+	DC	A(RE274+16)	address of v2 source		
0000E620	0000E6C0			13351+	DC	A(RE274+32)	address of v3 source		
0000E624	00000010			13352+	DC	A(RE274+48)	address of v4 source		
0000E628	0000E690			13353+	DC	A(16)	result length		
0000E630	00000000 00000000			13354+REA274	DC	A(RE274)	result address		
0000E638	00000000 00000000			13355+	DS	FD	gap		
0000E640	00000000 00000000			13356+V10274	DS	XL16	V1 output		
0000E648	00000000 00000000			13357+	DS	FD	gap		
0000E650				13358+*					
0000E650	B982 0011			13359+X274	DS	0F			
0000E654	4110 8E94		00001094	13360+	XGR	R1,R1			
0000E658	E711 0000 0006		00000000	13361+	LA	R1,V1FUDGE	load v1 fudge		
0000E65E	E310 5010 0014		00000010	13362+	VL	v1,0(R1)	use v21 to test decoder		
0000E664	E721 0000 0006		00000000	13363+	LGF	R1,V2ADDR	load v2 source		
0000E66A	E310 5014 0014		00000014	13364+	VL	v2,0(R1)	use v22 to test decoder		
0000E670	E731 0000 0006		00000000	13365+	LGF	R1,V3ADDR	load v3 source		
0000E676	E310 5018 0014		00000018	13366+	VL	v3,0(R1)	use v23 to test decoder		
0000E67C	E741 0000 0006		00000000	13367+	LGF	R1,V4ADDR	load v4 source		
				13368+	VL	v4,0(R1)	use v24 to test decoder		
0000E682				13371+	DS	0H	E788 VEVAL		
0000E682	E7			13372+	DC	X'E7'	- Vector Evaluate		
0000E683	12			13373+	DC	X'12'	v1, v2		
0000E684	30			13374+	DC	X'30'	v3, reserved		
0000E685	52			13375+	DC	HL1'82'	i5		
0000E686	40			13376+	DC	x'40'	v4, RXB		
0000E687	88			13377+	DC	X'88'			
0000E688	E710 5030 000E		0000E638	13379+	VST	V1,V10274	save v1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000E68E	07FB			13380+	BR	R11	return		
0000E690				13381+RE274	DC	0F	xl16 expected result		
0000E690				13382+	DROP	R5			
0000E690	99999999 99999999			13383	DC	XL16'99999999 99999999 55555555 CCCCCCCC'	result		
0000E698	55555555 CCCCCCCC								
0000E6A0	33333333 55555555			13384	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000E6A8	66666666 99999999								
0000E6B0	77777777 BBBB BBBB			13385	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000E6B8	DDDDDDDD EEEEEEEE								
0000E6C0	AAAAAAAA CCCCCCCC			13386	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000E6C8	33333333 55555555								
				13387					
				13388 * i5 = 83:	/*	01010 011 */			
				13389	VRI_K	VEVAL, 83			
0000E6D0				13390+	DS	0FD			
0000E6D0		0000E6D0		13391+	USING	*, R5	base for test data and test routine		
0000E6D0	0000E718			13392+T275	DC	A(X275)	address of test routine		
0000E6D4	0113			13393+	DC	H'275'	test number		
0000E6D6	00			13394+	DC	X'00'			
0000E6D7	53			13395+	DC	HL1'83'	i5		
0000E6D8	E5C5E5C1 D3404040			13396+	DC	CL8'VEVAL'	instruction name		
0000E6E0	0000E768			13397+	DC	A(RE275+16)	address of v2 source		
0000E6E4	0000E778			13398+	DC	A(RE275+32)	address of v3 source		
0000E6E8	0000E788			13399+	DC	A(RE275+48)	address of v4 source		
0000E6EC	00000010			13400+	DC	A(16)	result length		
0000E6F0	0000E758			13401+REA275	DC	A(RE275)	result address		
0000E6F8	00000000 00000000			13402+	DS	FD	gap		
0000E700	00000000 00000000			13403+V10275	DS	XL16	V1 output		
0000E708	00000000 00000000								
0000E710	00000000 00000000			13404+	DS	FD	gap		
				13405+*					
0000E718				13406+X275	DS	0F			
0000E718	B982 0011			13407+	XGR	R1, R1			
0000E71C	4110 8E94		00001094	13408+	LA	R1, V1FUDGE	load v1 fudge		
0000E720	E711 0000 0006		00000000	13409+	VL	v1, 0(R1)	use v21 to test decoder		
0000E726	E310 5010 0014		00000010	13410+	LGF	R1, V2ADDR	load v2 source		
0000E72C	E721 0000 0006		00000000	13411+	VL	v2, 0(R1)	use v22 to test decoder		
0000E732	E310 5014 0014		00000014	13412+	LGF	R1, V3ADDR	load v3 source		
0000E738	E731 0000 0006		00000000	13413+	VL	v3, 0(R1)	use v23 to test decoder		
0000E73E	E310 5018 0014		00000018	13414+	LGF	R1, V4ADDR	load v4 source		
0000E744	E741 0000 0006		00000000	13415+	VL	v4, 0(R1)	use v24 to test decoder		
0000E74A				13418+	DS	0H	E788 VEVAL		
0000E74A	E7			13419+	DC	X'E7'	- Vector Evaluate		
0000E74B	12			13420+	DC	X'12'	v1, v2		
0000E74C	30			13421+	DC	X'30'	v3, reserved		
0000E74D	53			13422+	DC	HL1'83'	i5		
0000E74E	40			13423+	DC	x'40'	v4, RXB		
0000E74F	88			13424+	DC	X'88'			
0000E750	E710 5030 000E		0000E700	13426+	VST	V1, V10275	save v1 output		
0000E756	07FB			13427+	BR	R11	return		
0000E758				13428+RE275	DC	0F	xl16 expected result		
0000E758				13429+	DROP	R5			
0000E758	DDDDDDDD AAAAAAAAAA			13430	DC	XL16'DDDDDDDD AAAAAAAAAA 44444444 99999999'	result		
0000E760	44444444 99999999								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000E768	33333333	55555555		13431	DC	XL16'	33333333 55555555 99999999	AAAAAAA'	v2
0000E770	99999999	AAAAAAA							
0000E778	11111111	22222222		13432	DC	XL16'	11111111 22222222 44444444	88888888'	v3
0000E780	44444444	88888888							
0000E788	FFFFFFFF	EEEEEEEE		13433	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD	BBBBBBBB'	v4
0000E790	DDDDDDDD	BBBBBBBB							
				13434					
				13435	VRI_K	VEVAL, 83			
0000E798				13436+	DS	0FD			
0000E798			0000E798	13437+	USING	*, R5		base for test data and test routine	
0000E798	0000E7E0			13438+T276	DC	A(X276)		address of test routine	
0000E79C	0114			13439+	DC	H'276'		test number	
0000E79E	00			13440+	DC	X'00'			
0000E79F	53			13441+	DC	HL1'83'		i5	
0000E7A0	E5C5E5C1	D3404040		13442+	DC	CL8'VEVAL'		instruction name	
0000E7A8	0000E830			13443+	DC	A(RE276+16)		address of v2 source	
0000E7AC	0000E840			13444+	DC	A(RE276+32)		address of v3 source	
0000E7B0	0000E850			13445+	DC	A(RE276+48)		address of v4 source	
0000E7B4	00000010			13446+	DC	A(16)		result length	
0000E7B8	0000E820			13447+REA276	DC	A(RE276)		result address	
0000E7C0	00000000	00000000		13448+	DS	FD		gap	
0000E7C8	00000000	00000000		13449+V10276	DS	XL16		V1 output	
0000E7D0	00000000	00000000							
0000E7D8	00000000	00000000		13450+	DS	FD		gap	
				13451+*					
0000E7E0				13452+X276	DS	0F			
0000E7E0	B982 0011			13453+	XGR	R1, R1			
0000E7E4	4110 8E94		00001094	13454+	LA	R1, V1FUDGE		load v1 fudge	
0000E7E8	E711 0000 0006		00000000	13455+	VL	v1, 0(R1)		use v21 to test decoder	
0000E7EE	E310 5010 0014		00000010	13456+	LGF	R1, V2ADDR		load v2 source	
0000E7F4	E721 0000 0006		00000000	13457+	VL	v2, 0(R1)		use v22 to test decoder	
0000E7FA	E310 5014 0014		00000014	13458+	LGF	R1, V3ADDR		load v3 source	
0000E800	E731 0000 0006		00000000	13459+	VL	v3, 0(R1)		use v23 to test decoder	
0000E806	E310 5018 0014		00000018	13460+	LGF	R1, V4ADDR		load v4 source	
0000E80C	E741 0000 0006		00000000	13461+	VL	v4, 0(R1)		use v24 to test decoder	
0000E812				13464+	DS	0H		E788 VEVAL	
0000E812	E7			13465+	DC	X'E7'		- Vector Evaluate	
0000E813	12			13466+	DC	X'12'		v1, v2	
0000E814	30			13467+	DC	X'30'		v3, reserved	
0000E815	53			13468+	DC	HL1'83'		i5	
0000E816	40			13469+	DC	x'40'		v4, RXB	
0000E817	88			13470+	DC	X'88'			
0000E818	E710 5030 000E		0000E7C8	13472+	VST	V1, V10276		save v1 output	
0000E81E	07FB			13473+	BR	R11		return	
0000E820				13474+RE276	DC	0F		xl16 expected result	
0000E820				13475+	DROP	R5			
0000E820	BBBBBBBB	99999999		13476	DC	XL16'	BBBBBBBB 99999999 55555555	CCCCCCCC'	result
0000E828	55555555	CCCCCCCC							
0000E830	33333333	55555555		13477	DC	XL16'	33333333 55555555 66666666	99999999'	v2
0000E838	66666666	99999999							
0000E840	77777777	BBBBBBBB		13478	DC	XL16'	77777777 BBBBBBBB DDDDDDDD	EEEEEEEE'	v3
0000E848	DDDDDDDD	EEEEEEEE							
0000E850	AAAAAAA	CCCCCCCC		13479	DC	XL16'	AAAAAAA CCCCCCCC 33333333	55555555'	v4
0000E858	33333333	55555555							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				13480	
				13481 * i5 = 84:	/* 01010 100 +++ */
				13482	VRI_K VEVAL, 84
0000E860				13483+	DS 0FD
0000E860		0000E860		13484+	USING *, R5
0000E860	0000E8A8			13485+T277	DC A(X277)
0000E864	0115			13486+	DC H'277'
0000E866	00			13487+	DC X'00'
0000E867	54			13488+	DC HL1'84'
0000E868	E5C5E5C1 D3404040			13489+	DC CL8'VEVAL'
0000E870	0000E8F8			13490+	DC A(RE277+16)
0000E874	0000E908			13491+	DC A(RE277+32)
0000E878	0000E918			13492+	DC A(RE277+48)
0000E87C	00000010			13493+	DC A(16)
0000E880	0000E8E8			13494+REA277	DC A(RE277)
0000E888	00000000 00000000			13495+	DS FD
0000E890	00000000 00000000			13496+V10277	DS XL16
0000E898	00000000 00000000				
0000E8A0	00000000 00000000			13497+	DS FD
				13498+*	
0000E8A8				13499+X277	DS 0F
0000E8A8	B982 0011			13500+	XGR R1, R1
0000E8AC	4110 8E94		00001094	13501+	LA R1, V1FUDGE
0000E8B0	E711 0000 0006		00000000	13502+	VL v1, 0(R1)
0000E8B6	E310 5010 0014		00000010	13503+	LGF R1, V2ADDR
0000E8BC	E721 0000 0006		00000000	13504+	VL v2, 0(R1)
0000E8C2	E310 5014 0014		00000014	13505+	LGF R1, V3ADDR
0000E8C8	E731 0000 0006		00000000	13506+	VL v3, 0(R1)
0000E8CE	E310 5018 0014		00000018	13507+	LGF R1, V4ADDR
0000E8D4	E741 0000 0006		00000000	13508+	VL v4, 0(R1)
0000E8DA				13511+	DS 0H
0000E8DA	E7			13512+	DC X'E7'
0000E8DB	12			13513+	DC X'12'
0000E8DC	30			13514+	DC X'30'
0000E8DD	54			13515+	DC HL1'84'
0000E8DE	40			13516+	DC x'40'
0000E8DF	88			13517+	DC X'88'
0000E8E0	E710 5030 000E		0000E890	13519+	VST V1, V10277
0000E8E6	07FB			13520+	BR R11
0000E8E8				13521+RE277	DC 0F
0000E8E8				13522+	DROP R5
0000E8E8	EEEEEEEE EEEEEEEE			13523	DC XL16'EEEEEEEE EEEEEEEE DDDDDDDD 33333333'
0000E8F0	DDDDDDDD 33333333				
0000E8F8	33333333 55555555			13524	DC XL16'33333333 55555555 99999999 AAAAAAAA'
0000E900	99999999 AAAAAAAA				
0000E908	11111111 22222222			13525	DC XL16'11111111 22222222 44444444 88888888'
0000E910	44444444 88888888				
0000E918	FFFFFFFF EEEEEEEE			13526	DC XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'
0000E920	DDDDDDDD BBBB BBBB				
				13527	
				13528	VRI_K VEVAL, 84
0000E928				13529+	DS 0FD
0000E928		0000E928		13530+	USING *, R5
0000E928	0000E970			13531+T278	DC A(X278)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000E92C	0116			13532+	DC	H'278'		test number	
0000E92E	00			13533+	DC	X'00'			
0000E92F	54			13534+	DC	HL1'84'		i5	
0000E930	E5C5E5C1 D3404040			13535+	DC	CL8'VEVAL'		instruction name	
0000E938	0000E9C0			13536+	DC	A(RE278+16)		address of v2 source	
0000E93C	0000E9D0			13537+	DC	A(RE278+32)		address of v3 source	
0000E940	0000E9E0			13538+	DC	A(RE278+48)		address of v4 source	
0000E944	00000010			13539+	DC	A(16)		result length	
0000E948	0000E9B0			13540+REA278	DC	A(RE278)		result address	
0000E950	00000000 00000000			13541+	DS	FD		gap	
0000E958	00000000 00000000			13542+V10278	DS	XL16		V1 output	
0000E960	00000000 00000000								
0000E968	00000000 00000000			13543+	DS	FD		gap	
				13544+*					
0000E970				13545+X278	DS	0F			
0000E970	B982 0011			13546+	XGR	R1,R1			
0000E974	4110 8E94		00001094	13547+	LA	R1,V1FUDGE		load v1 fudge	
0000E978	E711 0000 0006		00000000	13548+	VL	v1,0(R1)		use v21 to test decoder	
0000E97E	E310 5010 0014		00000010	13549+	LGF	R1,V2ADDR		load v2 source	
0000E984	E721 0000 0006		00000000	13550+	VL	v2,0(R1)		use v22 to test decoder	
0000E98A	E310 5014 0014		00000014	13551+	LGF	R1,V3ADDR		load v3 source	
0000E990	E731 0000 0006		00000000	13552+	VL	v3,0(R1)		use v23 to test decoder	
0000E996	E310 5018 0014		00000018	13553+	LGF	R1,V4ADDR		load v4 source	
0000E99C	E741 0000 0006		00000000	13554+	VL	v4,0(R1)		use v24 to test decoder	
0000E9A2				13557+	DS	0H		E788 VEVAL	
0000E9A2	E7			13558+	DC	X'E7'		- Vector Evaluate	
0000E9A3	12			13559+	DC	X'12'		v1, v2	
0000E9A4	30			13560+	DC	X'30'		v3, reserved	
0000E9A5	54			13561+	DC	HL1'84'		i5	
0000E9A6	40			13562+	DC	x'40'		v4, RXB	
0000E9A7	88			13563+	DC	X'88'			
0000E9A8	E710 5030 000E		0000E958	13565+	VST	V1,V10278		save v1 output	
0000E9AE	07FB			13566+	BR	R11		return	
0000E9B0				13567+RE278	DC	0F		xl16 expected result	
0000E9B0				13568+	DROP	R5			
0000E9B0	88888888 CCCCCCCC			13569	DC	XL16'88888888 CCCCCCCC 33333333 55555555'		result	
0000E9B8	33333333 55555555								
0000E9C0	33333333 55555555			13570	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000E9C8	66666666 99999999								
0000E9D0	77777777 BBBB BBBB			13571	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
0000E9D8	DDDDDDDD EEEEEEEE								
0000E9E0	AAAAAAAA CCCCCCCC			13572	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
0000E9E8	33333333 55555555								
				13573					
				13574 * i5 = 85:		/* 01010 101 */			
				13575	VRI_K	VEVAL,85			
0000E9F0				13576+	DS	0FD			
0000E9F0		0000E9F0		13577+	USING	*,R5		base for test data and test routine	
0000E9F0	0000EA38			13578+T279	DC	A(X279)		address of test routine	
0000E9F4	0117			13579+	DC	H'279'		test number	
0000E9F6	00			13580+	DC	X'00'			
0000E9F7	55			13581+	DC	HL1'85'		i5	
0000E9F8	E5C5E5C1 D3404040			13582+	DC	CL8'VEVAL'		instruction name	
0000EA00	0000EA88			13583+	DC	A(RE279+16)		address of v2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000EA04	0000EA98			13584+	DC	A(RE279+32)	address of v3 source
0000EA08	0000EAA8			13585+	DC	A(RE279+48)	address of v4 source
0000EA0C	00000010			13586+	DC	A(16)	result length
0000EA10	0000EA78			13587+REA279	DC	A(RE279)	result address
0000EA18	00000000 00000000			13588+	DS	FD	gap
0000EA20	00000000 00000000			13589+V10279	DS	XL16	V1 output
0000EA28	00000000 00000000						
0000EA30	00000000 00000000			13590+	DS	FD	gap
				13591+*			
0000EA38				13592+X279	DS	0F	
0000EA38	B982 0011			13593+	XGR	R1, R1	
0000EA3C	4110 8E94		00001094	13594+	LA	R1, V1FUDGE	load v1 fudge
0000EA40	E711 0000 0006		00000000	13595+	VL	v1, 0(R1)	use v21 to test decoder
0000EA46	E310 5010 0014		00000010	13596+	LGF	R1, V2ADDR	load v2 source
0000EA4C	E721 0000 0006		00000000	13597+	VL	v2, 0(R1)	use v22 to test decoder
0000EA52	E310 5014 0014		00000014	13598+	LGF	R1, V3ADDR	load v3 source
0000EA58	E731 0000 0006		00000000	13599+	VL	v3, 0(R1)	use v23 to test decoder
0000EA5E	E310 5018 0014		00000018	13600+	LGF	R1, V4ADDR	load v4 source
0000EA64	E741 0000 0006		00000000	13601+	VL	v4, 0(R1)	use v24 to test decoder
0000EA6A				13604+	DS	0H	E788 VEVAL
0000EA6A	E7			13605+	DC	X'E7'	- Vector Evaluate
0000EA6B	12			13606+	DC	X'12'	v1, v2
0000EA6C	30			13607+	DC	X'30'	v3, reserved
0000EA6D	55			13608+	DC	HL1'85'	i5
0000EA6E	40			13609+	DC	x'40'	v4, RXB
0000EA6F	88			13610+	DC	X'88'	
0000EA70	E710 5030 000E		0000EA20	13612+	VST	V1, V10279	save v1 output
0000EA76	07FB			13613+	BR	R11	return
0000EA78				13614+RE279	DC	0F	xl16 expected result
0000EA78				13615+	DROP	R5	
0000EA78	FFFFFFFF EEEEEEEE			13616	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	result
0000EA80	DDDDDDDD BBBBBBBB						
0000EA88	33333333 55555555			13617	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
0000EA90	99999999 AAAAAAAA						
0000EA98	11111111 22222222			13618	DC	XL16'11111111 22222222 44444444 88888888'	v3
0000EAA0	44444444 88888888						
0000EAA8	FFFFFFFF EEEEEEEE			13619	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
0000EAB0	DDDDDDDD BBBBBBBB						
				13620			
0000EAB8				13621	VRI_K	VEVAL, 85	
0000EAB8		0000EAB8		13622+	DS	0FD	
0000EAB8	0000EB00			13623+	USING	*, R5	base for test data and test routine
0000EABC	0118			13624+T280	DC	A(X280)	address of test routine
0000EABE	00			13625+	DC	H'280'	test number
0000EABF	55			13626+	DC	X'00'	
0000EAC0	E5C5E5C1 D3404040			13627+	DC	HL1'85'	i5
0000EAC8	0000EB50			13628+	DC	CL8'VEVAL'	instruction name
0000EACC	0000EB60			13629+	DC	A(RE280+16)	address of v2 source
0000EAD0	0000EB70			13630+	DC	A(RE280+32)	address of v3 source
0000EAD4	00000010			13631+	DC	A(RE280+48)	address of v4 source
0000EAD8	0000EB40			13632+	DC	A(16)	result length
0000EAE0	00000000 00000000			13633+REA280	DC	A(RE280)	result address
0000EAE8	00000000 00000000			13634+	DS	FD	gap
				13635+V10280	DS	XL16	V1 output

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000EAF0	00000000 00000000								
0000EAF8	00000000 00000000			13636+	DS	FD	gap		
				13637+*					
0000EB00				13638+X280	DS	0F			
0000EB00	B982 0011			13639+	XGR	R1,R1			
0000EB04	4110 8E94		00001094	13640+	LA	R1,V1FUDGE	load v1 fudge		
0000EB08	E711 0000 0006		00000000	13641+	VL	v1,0(R1)	use v21 to test decoder		
0000EB0E	E310 5010 0014		00000010	13642+	LGF	R1,V2ADDR	load v2 source		
0000EB14	E721 0000 0006		00000000	13643+	VL	v2,0(R1)	use v22 to test decoder		
0000EB1A	E310 5014 0014		00000014	13644+	LGF	R1,V3ADDR	load v3 source		
0000EB20	E731 0000 0006		00000000	13645+	VL	v3,0(R1)	use v23 to test decoder		
0000EB26	E310 5018 0014		00000018	13646+	LGF	R1,V4ADDR	load v4 source		
0000EB2C	E741 0000 0006		00000000	13647+	VL	v4,0(R1)	use v24 to test decoder		
0000EB32				13650+	DS	0H	E788 VEVAL		
0000EB32	E7			13651+	DC	X'E7'	- Vector Evaluate		
0000EB33	12			13652+	DC	X'12'	v1, v2		
0000EB34	30			13653+	DC	X'30'	v3, reserved		
0000EB35	55			13654+	DC	HL1'85'	i5		
0000EB36	40			13655+	DC	x'40'	v4, RXB		
0000EB37	88			13656+	DC	X'88'			
0000EB38	E710 5030 000E		0000EAE8	13658+	VST	V1,V10280	save v1 output		
0000EB3E	07FB			13659+	BR	R11	return		
0000EB40				13660+RE280	DC	0F	xl16 expected result		
0000EB40				13661+	DROP	R5			
0000EB40	AAAAAAAA CCCCCCCC			13662	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	result		
0000EB48	33333333 55555555								
0000EB50	33333333 55555555			13663	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000EB58	66666666 99999999								
0000EB60	77777777 BBBB BBBB			13664	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000EB68	DDDDDDDD EEEEEEEE								
0000EB70	AAAAAAAA CCCCCCCC			13665	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000EB78	33333333 55555555								
				13666					
				13667 * i5 = 86:	/*	01010 110 +++ */			
				13668	VRI_K	VEVAL,86			
0000EB80				13669+	DS	0FD			
0000EB80		0000EB80		13670+	USING	*,R5	base for test data and test routine		
0000EB80	0000EBC8			13671+T281	DC	A(X281)	address of test routine		
0000EB84	0119			13672+	DC	H'281'	test number		
0000EB86	00			13673+	DC	X'00'			
0000EB87	56			13674+	DC	HL1'86'	i5		
0000EB88	E5C5E5C1 D3404040			13675+	DC	CL8'VEVAL'	instruction name		
0000EB90	0000EC18			13676+	DC	A(RE281+16)	address of v2 source		
0000EB94	0000EC28			13677+	DC	A(RE281+32)	address of v3 source		
0000EB98	0000EC38			13678+	DC	A(RE281+48)	address of v4 source		
0000EB9C	00000010			13679+	DC	A(16)	result length		
0000EBA0	0000EC08			13680+REA281	DC	A(RE281)	result address		
0000EBA8	00000000 00000000			13681+	DS	FD	gap		
0000EBB0	00000000 00000000			13682+V10281	DS	XL16	V1 output		
0000EBB8	00000000 00000000								
0000EBC0	00000000 00000000			13683+	DS	FD	gap		
				13684+*					
0000EBC8				13685+X281	DS	0F			
0000EBC8	B982 0011			13686+	XGR	R1,R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000EBCC	4110 8E94		00001094	13687+	LA	R1,V1FUDGE	load v1 fudge
0000EBD0	E711 0000 0006		00000000	13688+	VL	v1,0(R1)	use v21 to test decoder
0000EBD6	E310 5010 0014		00000010	13689+	LGF	R1,V2ADDR	load v2 source
0000EBDC	E721 0000 0006		00000000	13690+	VL	v2,0(R1)	use v22 to test decoder
0000EBE2	E310 5014 0014		00000014	13691+	LGF	R1,V3ADDR	load v3 source
0000EBE8	E731 0000 0006		00000000	13692+	VL	v3,0(R1)	use v23 to test decoder
0000EBEE	E310 5018 0014		00000018	13693+	LGF	R1,V4ADDR	load v4 source
0000EBF4	E741 0000 0006		00000000	13694+	VL	v4,0(R1)	use v24 to test decoder
0000EBFA				13697+	DS	0H	E788 VEVAL
0000EBFA	E7			13698+	DC	X'E7'	- Vector Evaluate
0000EBFB	12			13699+	DC	X'12'	v1, v2
0000EBFC	30			13700+	DC	X'30'	v3, reserved
0000EBFD	56			13701+	DC	HL1'86'	i5
0000EBFE	40			13702+	DC	x'40'	v4, RXB
0000EBFF	88			13703+	DC	X'88'	
0000EC00	E710 5030 000E		0000EBB0	13705+	VST	V1,V10281	save v1 output
0000EC06	07FB			13706+	BR	R11	return
0000EC08				13707+RE281	DC	0F	xl16 expected result
0000EC08				13708+	DROP	R5	
0000EC08	EEEEEEEE EEEEEEEE			13709	DC	XL16'EEEEEEEE EEEEEEEE DDDDDDDD 33333333'	result
0000EC10	DDDDDDDD 33333333						
0000EC18	33333333 55555555			13710	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
0000EC20	99999999 AAAAAAAA						
0000EC28	11111111 22222222			13711	DC	XL16'11111111 22222222 44444444 88888888'	v3
0000EC30	44444444 88888888						
0000EC38	FFFFFFFF EEEEEEEE			13712	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
0000EC40	DDDDDDDD BBBB BBBB						
0000EC48				13713			
0000EC48				13714	VRI_K	VEVAL,86	
0000EC48		0000EC48		13715+	DS	0FD	
0000EC48	0000EC90			13716+	USING	*,R5	base for test data and test routine
0000EC4C	011A			13717+T282	DC	A(X282)	address of test routine
0000EC4E	00			13718+	DC	H'282'	test number
0000EC4F	56			13719+	DC	X'00'	
0000EC50	E5C5E5C1 D3404040			13720+	DC	HL1'86'	i5
0000EC58	0000ECE0			13721+	DC	CL8'VEVAL'	instruction name
0000EC5C	0000ECF0			13722+	DC	A(RE282+16)	address of v2 source
0000EC60	0000ED00			13723+	DC	A(RE282+32)	address of v3 source
0000EC64	00000010			13724+	DC	A(RE282+48)	address of v4 source
0000EC68	0000ECD0			13725+	DC	A(16)	result length
0000EC70	00000000 00000000			13726+REA282	DC	A(RE282)	result address
0000EC78	00000000 00000000			13727+	DS	FD	gap
0000EC80	00000000 00000000			13728+V10282	DS	XL16	V1 output
0000EC88	00000000 00000000						
0000EC90				13729+	DS	FD	gap
0000EC90				13730+*			
0000EC90	B982 0011			13731+X282	DS	0F	
0000EC94	4110 8E94		00001094	13732+	XGR	R1,R1	
0000EC98	E711 0000 0006		00000000	13733+	LA	R1,V1FUDGE	load v1 fudge
0000EC9E	E310 5010 0014		00000010	13734+	VL	v1,0(R1)	use v21 to test decoder
0000ECA4	E721 0000 0006		00000000	13735+	LGF	R1,V2ADDR	load v2 source
0000ECAA	E310 5014 0014		00000014	13736+	VL	v2,0(R1)	use v22 to test decoder
0000ECB0	E731 0000 0006		00000000	13737+	LGF	R1,V3ADDR	load v3 source
				13738+	VL	v3,0(R1)	use v23 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000ECB6	E310 5018 0014		00000018	13739+	LGF	R1,V4ADDR	load v4 source		
0000ECBC	E741 0000 0006		00000000	13740+	VL	v4,0(R1)	use v24 to test decoder		
0000ECC2				13743+	DS	0H	E788 VEVAL		
0000ECC2	E7			13744+	DC	X'E7'	- Vector Evaluate		
0000ECC3	12			13745+	DC	X'12'	v1, v2		
0000ECC4	30			13746+	DC	X'30'	v3, reserved		
0000ECC5	56			13747+	DC	HL1'86'	i5		
0000ECC6	40			13748+	DC	x'40'	v4, RXB		
0000ECC7	88			13749+	DC	X'88'			
0000ECC8	E710 5030 000E		0000EC78	13751+	VST	V1,V10282	save v1 output		
0000ECCE	07FB			13752+	BR	R11	return		
0000ECD0				13753+RE282	DC	0F	xl16 expected result		
0000ECD0				13754+	DR0P	R5			
0000ECD0	99999999 DDDDDDDD			13755	DC	XL16'99999999 DDDDDDDD 77777777 DDDDDDDD'	result		
0000ECD8	77777777 DDDDDDDD								
0000ECE0	33333333 55555555			13756	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000ECE8	66666666 99999999								
0000ECF0	77777777 BBBB BBBB			13757	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000ECF8	DDDDDDDD EEEEEEEE								
0000ED00	AAAAAAAA CCCCCCCC			13758	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000ED08	33333333 55555555								
0000ED10				13759					
0000ED10				13760 * i5 = 87:		/* 01010 111 +++ */			
0000ED10				13761	VRI_K	VEVAL,87			
0000ED10		0000ED10		13762+	DS	0FD			
0000ED10	0000ED58			13763+	USING	*,R5	base for test data and test routine		
0000ED14	011B			13764+T283	DC	A(X283)	address of test routine		
0000ED16	00			13765+	DC	H'283'	test number		
0000ED16	00			13766+	DC	X'00'			
0000ED17	57			13767+	DC	HL1'87'	i5		
0000ED18	E5C5E5C1 D3404040			13768+	DC	CL8'VEVAL'	instruction name		
0000ED20	0000EDA8			13769+	DC	A(RE283+16)	address of v2 source		
0000ED24	0000EDB8			13770+	DC	A(RE283+32)	address of v3 source		
0000ED28	0000EDC8			13771+	DC	A(RE283+48)	address of v4 source		
0000ED2C	00000010			13772+	DC	A(16)	result length		
0000ED30	0000ED98			13773+REA283	DC	A(RE283)	result address		
0000ED38	00000000 00000000			13774+	DS	FD	gap		
0000ED40	00000000 00000000			13775+V10283	DS	XL16	V1 output		
0000ED48	00000000 00000000								
0000ED50	00000000 00000000			13776+	DS	FD	gap		
0000ED58				13777+*					
0000ED58				13778+X283	DS	0F			
0000ED58	B982 0011			13779+	XGR	R1,R1			
0000ED5C	4110 8E94		00001094	13780+	LA	R1,V1FUDGE	load v1 fudge		
0000ED60	E711 0000 0006		00000000	13781+	VL	v1,0(R1)	use v21 to test decoder		
0000ED66	E310 5010 0014		00000010	13782+	LGF	R1,V2ADDR	load v2 source		
0000ED6C	E721 0000 0006		00000000	13783+	VL	v2,0(R1)	use v22 to test decoder		
0000ED72	E310 5014 0014		00000014	13784+	LGF	R1,V3ADDR	load v3 source		
0000ED78	E731 0000 0006		00000000	13785+	VL	v3,0(R1)	use v23 to test decoder		
0000ED7E	E310 5018 0014		00000018	13786+	LGF	R1,V4ADDR	load v4 source		
0000ED84	E741 0000 0006		00000000	13787+	VL	v4,0(R1)	use v24 to test decoder		
0000ED8A				13790+	DS	0H	E788 VEVAL		
0000ED8A	E7			13791+	DC	X'E7'	- Vector Evaluate		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000ED8B	12			13792+	DC	X'12'		v1, v2	
0000ED8C	30			13793+	DC	X'30'		v3, reserved	
0000ED8D	57			13794+	DC	HL1'87'		i5	
0000ED8E	40			13795+	DC	x'40'		v4, RXB	
0000ED8F	88			13796+	DC	X'88'			
0000ED90	E710 5030 000E		0000ED40	13798+	VST	V1,V10283		save v1 output	
0000ED96	07FB			13799+	BR	R11		return	
0000ED98				13800+RE283	DC	0F		xl16 expected result	
0000ED98				13801+	DR0P	R5			
0000ED98	FFFFFFFF EEEEEEEE			13802	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		result	
0000EDA0	DDDDDDDD BBBBBBBB								
0000EDA8	33333333 55555555			13803	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
0000EDB0	99999999 AAAAAAAA								
0000EDB8	11111111 22222222			13804	DC	XL16'11111111 22222222 44444444 88888888'		v3	
0000EDC0	44444444 88888888								
0000EDC8	FFFFFFFF EEEEEEEE			13805	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
0000EDD0	DDDDDDDD BBBBBBBB								
				13806					
				13807	VRI_K	VEVAL, 87			
0000EDD8				13808+	DS	0FD			
0000EDD8		0000EDD8		13809+	USING	*,R5		base for test data and test routine	
0000EDD8	0000EE20			13810+T284	DC	A(X284)		address of test routine	
0000EDDC	011C			13811+	DC	H'284'		test number	
0000EDDE	00			13812+	DC	X'00'			
0000EDDF	57			13813+	DC	HL1'87'		i5	
0000EDE0	E5C5E5C1 D3404040			13814+	DC	CL8'VEVAL'		instruction name	
0000EDE8	0000EE70			13815+	DC	A(RE284+16)		address of v2 source	
0000EDEC	0000EE80			13816+	DC	A(RE284+32)		address of v3 source	
0000EDF0	0000EE90			13817+	DC	A(RE284+48)		address of v4 source	
0000EDF4	00000010			13818+	DC	A(16)		result length	
0000EDF8	0000EE60			13819+REA284	DC	A(RE284)		result address	
0000EE00	00000000 00000000			13820+	DS	FD		gap	
0000EE08	00000000 00000000			13821+V10284	DS	XL16		V1 output	
0000EE10	00000000 00000000								
0000EE18	00000000 00000000			13822+	DS	FD		gap	
				13823+*					
0000EE20				13824+X284	DS	0F			
0000EE20	B982 0011			13825+	XGR	R1,R1			
0000EE24	4110 8E94		00001094	13826+	LA	R1,V1FUDGE		load v1 fudge	
0000EE28	E711 0000 0006		00000000	13827+	VL	v1,0(R1)		use v21 to test decoder	
0000EE2E	E310 5010 0014		00000010	13828+	LGF	R1,V2ADDR		load v2 source	
0000EE34	E721 0000 0006		00000000	13829+	VL	v2,0(R1)		use v22 to test decoder	
0000EE3A	E310 5014 0014		00000014	13830+	LGF	R1,V3ADDR		load v3 source	
0000EE40	E731 0000 0006		00000000	13831+	VL	v3,0(R1)		use v23 to test decoder	
0000EE46	E310 5018 0014		00000018	13832+	LGF	R1,V4ADDR		load v4 source	
0000EE4C	E741 0000 0006		00000000	13833+	VL	v4,0(R1)		use v24 to test decoder	
0000EE52				13836+	DS	0H		E788 VEVAL	
0000EE52	E7			13837+	DC	X'E7'		- Vector Evaluate	
0000EE53	12			13838+	DC	X'12'		v1, v2	
0000EE54	30			13839+	DC	X'30'		v3, reserved	
0000EE55	57			13840+	DC	HL1'87'		i5	
0000EE56	40			13841+	DC	x'40'		v4, RXB	
0000EE57	88			13842+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000EE58	E710 5030 000E		0000EE08	13844+	VST	V1,V10284	save v1 output	
0000EE5E	07FB			13845+	BR	R11	return	
0000EE60				13846+RE284	DC	0F	xl16 expected result	
0000EE60				13847+	DROP	R5		
0000EE60	BBBBBBBB DDDDDDDD			13848	DC	XL16'BBBBBBBB DDDDDDDD 77777777 DDDDDDDD'	result	
0000EE68	77777777 DDDDDDDD							
0000EE70	33333333 55555555			13849	DC	XL16'33333333 55555555 66666666 99999999'	v2	
0000EE78	66666666 99999999							
0000EE80	77777777 BBBBBBBB			13850	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
0000EE88	DDDDDDDD EEEEEEEE							
0000EE90	AAAAAAAA CCCCCCCC			13851	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000EE98	33333333 55555555							
				13852				
				13853				
				13854 * Row 11				
				13855 * i5 = 90:		/* 01011 010 */		
				13856	VRI_K	VEVAL,90		
0000EEA0				13857+	DS	0FD		
0000EEA0		0000EEA0		13858+	USING	*,R5	base for test data and test routine	
0000EEA0	0000EEE8			13859+T285	DC	A(X285)	address of test routine	
0000EEA4	011D			13860+	DC	H'285'	test number	
0000EEA6	00			13861+	DC	X'00'		
0000EEA7	5A			13862+	DC	HL1'90'	i5	
0000EEA8	E5C5E5C1 D3404040			13863+	DC	CL8'VEVAL'	instruction name	
0000EEB0	0000EF38			13864+	DC	A(RE285+16)	address of v2 source	
0000EEB4	0000EF48			13865+	DC	A(RE285+32)	address of v3 source	
0000EEB8	0000EF58			13866+	DC	A(RE285+48)	address of v4 source	
0000EEBC	00000010			13867+	DC	A(16)	result length	
0000EEC0	0000EF28			13868+REA285	DC	A(RE285)	result address	
0000EEC8	00000000 00000000			13869+	DS	FD	gap	
0000EED0	00000000 00000000			13870+V10285	DS	XL16	V1 output	
0000EED8	00000000 00000000							
0000EEE0	00000000 00000000			13871+	DS	FD	gap	
				13872+*				
0000EEE8				13873+X285	DS	0F		
0000EEE8	B982 0011			13874+	XGR	R1,R1		
0000EEEC	4110 8E94		00001094	13875+	LA	R1,V1FUDGE	load v1 fudge	
0000EEF0	E711 0000 0006		00000000	13876+	VL	v1,0(R1)	use v21 to test decoder	
0000EEF6	E310 5010 0014		00000010	13877+	LGF	R1,V2ADDR	load v2 source	
0000EEFC	E721 0000 0006		00000000	13878+	VL	v2,0(R1)	use v22 to test decoder	
0000EF02	E310 5014 0014		00000014	13879+	LGF	R1,V3ADDR	load v3 source	
0000EF08	E731 0000 0006		00000000	13880+	VL	v3,0(R1)	use v23 to test decoder	
0000EF0E	E310 5018 0014		00000018	13881+	LGF	R1,V4ADDR	load v4 source	
0000EF14	E741 0000 0006		00000000	13882+	VL	v4,0(R1)	use v24 to test decoder	
0000EF1A				13885+	DS	0H	E788 VEVAL	
0000EF1A	E7			13886+	DC	X'E7'	- Vector Evaluate	
0000EF1B	12			13887+	DC	X'12'	v1, v2	
0000EF1C	30			13888+	DC	X'30'	v3, reserved	
0000EF1D	5A			13889+	DC	HL1'90'	i5	
0000EF1E	40			13890+	DC	x'40'	v4, RXB	
0000EF1F	88			13891+	DC	X'88'		
0000EF20	E710 5030 000E		0000EED0	13893+	VST	V1,V10285	save v1 output	
0000EF26	07FB			13894+	BR	R11	return	
0000EF28				13895+RE285	DC	0F	xl16 expected result	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000EF28				13896+	DROP	R5			
0000EF28	CCCCCCCC	BBBBBBBB		13897	DC	XL16'	CCCCCCCC	BBBBBBBB	44444444 11111111' result
0000EF30	44444444	11111111							
0000EF38	33333333	55555555		13898	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
0000EF40	99999999	AAAAAAA							
0000EF48	11111111	22222222		13899	DC	XL16'	11111111	22222222	44444444 88888888' v3
0000EF50	44444444	88888888							
0000EF58	FFFFFFFF	EEEEEEEE		13900	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBBBBBB' v4
0000EF60	DDDDDDDD	BBBBBBBB							
				13901					
				13902	VRI_K	VEVAL, 90			
0000EF68				13903+	DS	0FD			
0000EF68		0000EF68		13904+	USING	*, R5			base for test data and test routine
0000EF68	0000EFB0			13905+T286	DC	A(X286)			address of test routine
0000EF6C	011E			13906+	DC	H'286'			test number
0000EF6E	00			13907+	DC	X'00'			
0000EF6F	5A			13908+	DC	HL1'90'			i5
0000EF70	E5C5E5C1	D3404040		13909+	DC	CL8'VEVAL'			instruction name
0000EF78	0000F000			13910+	DC	A(RE286+16)			address of v2 source
0000EF7C	0000F010			13911+	DC	A(RE286+32)			address of v3 source
0000EF80	0000F020			13912+	DC	A(RE286+48)			address of v4 source
0000EF84	00000010			13913+	DC	A(16)			result length
0000EF88	0000EFF0			13914+REA286	DC	A(RE286)			result address
0000EF90	00000000	00000000		13915+	DS	FD			gap
0000EF98	00000000	00000000		13916+V10286	DS	XL16			V1 output
0000EFA0	00000000	00000000							
0000EFA8	00000000	00000000		13917+	DS	FD			gap
				13918+*					
0000EFB0				13919+X286	DS	0F			
0000EFB0	B982 0011			13920+	XGR	R1, R1			
0000EFB4	4110 8E94		00001094	13921+	LA	R1, V1FUDGE			load v1 fudge
0000EFB8	E711 0000 0006		00000000	13922+	VL	v1, 0(R1)			use v21 to test decoder
0000EFBE	E310 5010 0014		00000010	13923+	LGF	R1, V2ADDR			load v2 source
0000EFC4	E721 0000 0006		00000000	13924+	VL	v2, 0(R1)			use v22 to test decoder
0000EFCA	E310 5014 0014		00000014	13925+	LGF	R1, V3ADDR			load v3 source
0000EFD0	E731 0000 0006		00000000	13926+	VL	v3, 0(R1)			use v23 to test decoder
0000EFD6	E310 5018 0014		00000018	13927+	LGF	R1, V4ADDR			load v4 source
0000EFD8	E741 0000 0006		00000000	13928+	VL	v4, 0(R1)			use v24 to test decoder
0000EFE2				13931+	DS	0H			E788 VEVAL
0000EFE2	E7			13932+	DC	X'E7'			- Vector Evaluate
0000EFE3	12			13933+	DC	X'12'			v1, v2
0000EFE4	30			13934+	DC	X'30'			v3, reserved
0000EFE5	5A			13935+	DC	HL1'90'			i5
0000EFE6	40			13936+	DC	x'40'			v4, RXB
0000EFE7	88			13937+	DC	X'88'			
0000EFE8	E710 5030 000E		0000EF98	13939+	VST	V1, V10286			save v1 output
0000EFEE	07FB			13940+	BR	R11			return
0000EFF0				13941+RE286	DC	0F			xl16 expected result
0000EFF0				13942+	DROP	R5			
0000EFF0	99999999	99999999		13943	DC	XL16'	99999999	99999999	55555555 CCCCCCCC' result
0000EFF8	55555555	CCCCCCCC							
0000F000	33333333	55555555		13944	DC	XL16'	33333333	55555555	66666666 99999999' v2
0000F008	66666666	99999999							
0000F010	77777777	BBBBBBBB		13945	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000F018	DDDDDDDD	EEEEEEEE							
0000F020	AAAAAAAA	CCCCCCCC		13946	DC	XL16	'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000F028	33333333	55555555							
				13947					
				13948	* i5 = 91:	/*	01011 011 +++ */		
				13949	VRI_K	VEVAL, 91			
0000F030				13950+	DS	0FD			
0000F030		0000F030		13951+	USING	*, R5	base for test data and test routine		
0000F030	0000F078			13952+T287	DC	A(X287)	address of test routine		
0000F034	011F			13953+	DC	H'287'	test number		
0000F036	00			13954+	DC	X'00'			
0000F037	5B			13955+	DC	HL1'91'	i5		
0000F038	E5C5E5C1	D3404040		13956+	DC	CL8'VEVAL'	instruction name		
0000F040	0000F0C8			13957+	DC	A(RE287+16)	address of v2 source		
0000F044	0000F0D8			13958+	DC	A(RE287+32)	address of v3 source		
0000F048	0000F0E8			13959+	DC	A(RE287+48)	address of v4 source		
0000F04C	00000010			13960+	DC	A(16)	result length		
0000F050	0000F0B8			13961+REA287	DC	A(RE287)	result address		
0000F058	00000000	00000000		13962+	DS	FD	gap		
0000F060	00000000	00000000		13963+V10287	DS	XL16	V1 output		
0000F068	00000000	00000000							
0000F070	00000000	00000000		13964+	DS	FD	gap		
				13965+*					
0000F078				13966+X287	DS	0F			
0000F078	B982 0011			13967+	XGR	R1, R1			
0000F07C	4110 8E94		00001094	13968+	LA	R1, V1FUDGE	load v1 fudge		
0000F080	E711 0000 0006		00000000	13969+	VL	v1, 0(R1)	use v21 to test decoder		
0000F086	E310 5010 0014		00000010	13970+	LGF	R1, V2ADDR	load v2 source		
0000F08C	E721 0000 0006		00000000	13971+	VL	v2, 0(R1)	use v22 to test decoder		
0000F092	E310 5014 0014		00000014	13972+	LGF	R1, V3ADDR	load v3 source		
0000F098	E731 0000 0006		00000000	13973+	VL	v3, 0(R1)	use v23 to test decoder		
0000F09E	E310 5018 0014		00000018	13974+	LGF	R1, V4ADDR	load v4 source		
0000F0A4	E741 0000 0006		00000000	13975+	VL	v4, 0(R1)	use v24 to test decoder		
0000F0AA				13978+	DS	0H	E788 VEVAL		
0000F0AA	E7			13979+	DC	X'E7'	- Vector Evaluate		
0000F0AB	12			13980+	DC	X'12'	v1, v2		
0000F0AC	30			13981+	DC	X'30'	v3, reserved		
0000F0AD	5B			13982+	DC	HL1'91'	i5		
0000F0AE	40			13983+	DC	x'40'	v4, RXB		
0000F0AF	88			13984+	DC	X'88'			
0000F0B0	E710 5030 000E		0000F060	13986+	VST	V1, V10287	save v1 output		
0000F0B6	07FB			13987+	BR	R11	return		
0000F0B8				13988+RE287	DC	0F	xl16 expected result		
0000F0B8				13989+	DROP	R5			
0000F0B8	DDDDDDDD	BBBBBBBB		13990	DC	XL16	'DDDDDDDD BBBBBBBB 44444444 99999999'	result	
0000F0C0	44444444	99999999							
0000F0C8	33333333	55555555		13991	DC	XL16	'33333333 55555555 99999999 AAAAAAAA'	v2	
0000F0D0	99999999	AAAAAAAA							
0000F0D8	11111111	22222222		13992	DC	XL16	'11111111 22222222 44444444 88888888'	v3	
0000F0E0	44444444	88888888							
0000F0E8	FFFFFFFF	EEEEEEEE		13993	DC	XL16	'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
0000F0F0	DDDDDDDD	BBBBBBBB							
				13994					
				13995	VRI_K	VEVAL, 91			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000F0F8				13996+	DS	0FD			
0000F0F8		0000F0F8		13997+	USING	*,R5		base for test data and test routine	
0000F0F8	0000F140			13998+T288	DC	A(X288)		address of test routine	
0000F0FC	0120			13999+	DC	H'288'		test number	
0000F0FE	00			14000+	DC	X'00'			
0000F0FF	5B			14001+	DC	HL1'91'		i5	
0000F100	E5C5E5C1 D3404040			14002+	DC	CL8'VEVAL'		instruction name	
0000F108	0000F190			14003+	DC	A(RE288+16)		address of v2 source	
0000F10C	0000F1A0			14004+	DC	A(RE288+32)		address of v3 source	
0000F110	0000F1B0			14005+	DC	A(RE288+48)		address of v4 source	
0000F114	00000010			14006+	DC	A(16)		result length	
0000F118	0000F180			14007+REA288	DC	A(RE288)		result address	
0000F120	00000000 00000000			14008+	DS	FD		gap	
0000F128	00000000 00000000			14009+V10288	DS	XL16		V1 output	
0000F130	00000000 00000000								
0000F138	00000000 00000000			14010+	DS	FD		gap	
				14011+*					
0000F140				14012+X288	DS	0F			
0000F140	B982 0011			14013+	XGR	R1,R1			
0000F144	4110 8E94		00001094	14014+	LA	R1,V1FUDGE		load v1 fudge	
0000F148	E711 0000 0006		00000000	14015+	VL	v1,0(R1)		use v21 to test decoder	
0000F14E	E310 5010 0014		00000010	14016+	LGF	R1,V2ADDR		load v2 source	
0000F154	E721 0000 0006		00000000	14017+	VL	v2,0(R1)		use v22 to test decoder	
0000F15A	E310 5014 0014		00000014	14018+	LGF	R1,V3ADDR		load v3 source	
0000F160	E731 0000 0006		00000000	14019+	VL	v3,0(R1)		use v23 to test decoder	
0000F166	E310 5018 0014		00000018	14020+	LGF	R1,V4ADDR		load v4 source	
0000F16C	E741 0000 0006		00000000	14021+	VL	v4,0(R1)		use v24 to test decoder	
0000F172				14024+	DS	0H		E788 VEVAL	
0000F172	E7			14025+	DC	X'E7'		- Vector Evaluate	
0000F173	12			14026+	DC	X'12'		v1, v2	
0000F174	30			14027+	DC	X'30'		v3, reserved	
0000F175	5B			14028+	DC	HL1'91'		i5	
0000F176	40			14029+	DC	x'40'		v4, RXB	
0000F177	88			14030+	DC	X'88'			
0000F178	E710 5030 000E		0000F128	14032+	VST	V1,V10288		save v1 output	
0000F17E	07FB			14033+	BR	R11		return	
0000F180				14034+RE288	DC	0F		xl16 expected result	
0000F180				14035+	DROP	R5			
0000F180	BBBBBBBB 99999999			14036	DC	XL16'BBBBBBBB 99999999 55555555 CCCCCCCC'		result	
0000F188	55555555 CCCCCCCC								
0000F190	33333333 55555555			14037	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000F198	66666666 99999999								
0000F1A0	77777777 BBBBBBBB			14038	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'		v3	
0000F1A8	DDDDDDDD EEEEEEEE								
0000F1B0	AAAAAAAA CCCCCCCC			14039	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
0000F1B8	33333333 55555555								
				14040					
				14041 * i5 = 93:		/* 01011 101 +++ */			
				14042	VRI_K	VEVAL, 93			
0000F1C0				14043+	DS	0FD			
0000F1C0		0000F1C0		14044+	USING	*,R5		base for test data and test routine	
0000F1C0	0000F208			14045+T289	DC	A(X289)		address of test routine	
0000F1C4	0121			14046+	DC	H'289'		test number	
0000F1C6	00			14047+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000F1C7	5D			14048+	DC	HL1'93'	i5
0000F1C8	E5C5E5C1 D3404040			14049+	DC	CL8'VEVAL'	instruction name
0000F1D0	0000F258			14050+	DC	A(RE289+16)	address of v2 source
0000F1D4	0000F268			14051+	DC	A(RE289+32)	address of v3 source
0000F1D8	0000F278			14052+	DC	A(RE289+48)	address of v4 source
0000F1DC	00000010			14053+	DC	A(16)	result length
0000F1E0	0000F248			14054+REA289	DC	A(RE289)	result address
0000F1E8	00000000 00000000			14055+	DS	FD	gap
0000F1F0	00000000 00000000			14056+V10289	DS	XL16	V1 output
0000F1F8	00000000 00000000						
0000F200	00000000 00000000			14057+	DS	FD	gap
				14058+*			
0000F208				14059+X289	DS	0F	
0000F208	B982 0011			14060+	XGR	R1,R1	
0000F20C	4110 8E94		00001094	14061+	LA	R1,V1FUDGE	load v1 fudge
0000F210	E711 0000 0006		00000000	14062+	VL	v1,0(R1)	use v21 to test decoder
0000F216	E310 5010 0014		00000010	14063+	LGF	R1,V2ADDR	load v2 source
0000F21C	E721 0000 0006		00000000	14064+	VL	v2,0(R1)	use v22 to test decoder
0000F222	E310 5014 0014		00000014	14065+	LGF	R1,V3ADDR	load v3 source
0000F228	E731 0000 0006		00000000	14066+	VL	v3,0(R1)	use v23 to test decoder
0000F22E	E310 5018 0014		00000018	14067+	LGF	R1,V4ADDR	load v4 source
0000F234	E741 0000 0006		00000000	14068+	VL	v4,0(R1)	use v24 to test decoder
0000F23A				14071+	DS	0H	E788 VEVAL
0000F23A	E7			14072+	DC	X'E7'	- Vector Evaluate
0000F23B	12			14073+	DC	X'12'	v1, v2
0000F23C	30			14074+	DC	X'30'	v3, reserved
0000F23D	5D			14075+	DC	HL1'93'	i5
0000F23E	40			14076+	DC	x'40'	v4, RXB
0000F23F	88			14077+	DC	X'88'	
0000F240	E710 5030 000E		0000F1F0	14079+	VST	V1,V10289	save v1 output
0000F246	07FB			14080+	BR	R11	return
0000F248				14081+RE289	DC	0F	xl16 expected result
0000F248				14082+	DR0P	R5	
0000F248	FFFFFFFF FFFFFFFF			14083	DC	XL16'FFFFFFFF FFFFFFFF DDDDDDDD BBBBBBBB'	result
0000F250	DDDDDDDD BBBBBBBB						
0000F258	33333333 55555555			14084	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
0000F260	99999999 AAAAAAAA						
0000F268	11111111 22222222			14085	DC	XL16'11111111 22222222 44444444 88888888'	v3
0000F270	44444444 88888888						
0000F278	FFFFFFFF EEEEEEEE			14086	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
0000F280	DDDDDDDD BBBBBBBB						
				14087			
				14088	VRI_K	VEVAL, 93	
0000F288				14089+	DS	0FD	
0000F288		0000F288		14090+	USING	*,R5	base for test data and test routine
0000F288	0000F2D0			14091+T290	DC	A(X290)	address of test routine
0000F28C	0122			14092+	DC	H'290'	test number
0000F28E	00			14093+	DC	X'00'	
0000F28F	5D			14094+	DC	HL1'93'	i5
0000F290	E5C5E5C1 D3404040			14095+	DC	CL8'VEVAL'	instruction name
0000F298	0000F320			14096+	DC	A(RE290+16)	address of v2 source
0000F29C	0000F330			14097+	DC	A(RE290+32)	address of v3 source
0000F2A0	0000F340			14098+	DC	A(RE290+48)	address of v4 source
0000F2A4	00000010			14099+	DC	A(16)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000F2A8	0000F310			14100+REA290	DC	A(RE290)	result address
0000F2B0	00000000 00000000			14101+	DS	FD	gap
0000F2B8	00000000 00000000			14102+V10290	DS	XL16	V1 output
0000F2C0	00000000 00000000						
0000F2C8	00000000 00000000			14103+	DS	FD	gap
				14104+*			
0000F2D0				14105+X290	DS	0F	
0000F2D0	B982 0011			14106+	XGR	R1,R1	
0000F2D4	4110 8E94		00001094	14107+	LA	R1,V1FUDGE	load v1 fudge
0000F2D8	E711 0000 0006		00000000	14108+	VL	v1,0(R1)	use v21 to test decoder
0000F2DE	E310 5010 0014		00000010	14109+	LGF	R1,V2ADDR	load v2 source
0000F2E4	E721 0000 0006		00000000	14110+	VL	v2,0(R1)	use v22 to test decoder
0000F2EA	E310 5014 0014		00000014	14111+	LGF	R1,V3ADDR	load v3 source
0000F2F0	E731 0000 0006		00000000	14112+	VL	v3,0(R1)	use v23 to test decoder
0000F2F6	E310 5018 0014		00000018	14113+	LGF	R1,V4ADDR	load v4 source
0000F2FC	E741 0000 0006		00000000	14114+	VL	v4,0(R1)	use v24 to test decoder
0000F302				14117+	DS	0H	E788 VEVAL
0000F302	E7			14118+	DC	X'E7'	- Vector Evaluate
0000F303	12			14119+	DC	X'12'	v1, v2
0000F304	30			14120+	DC	X'30'	v3, reserved
0000F305	5D			14121+	DC	HL1'93'	i5
0000F306	40			14122+	DC	x'40'	v4, RXB
0000F307	88			14123+	DC	X'88'	
0000F308	E710 5030 000E		0000F2B8	14125+	VST	V1,V10290	save v1 output
0000F30E	07FB			14126+	BR	R11	return
0000F310				14127+RE290	DC	0F	xl16 expected result
0000F310				14128+	DR0P	R5	
0000F310	AAAAAAAA CCCCCCCC			14129	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	result
0000F318	33333333 55555555						
0000F320	33333333 55555555			14130	DC	XL16'33333333 55555555 66666666 99999999'	v2
0000F328	66666666 99999999						
0000F330	77777777 BBBB BBBB			14131	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
0000F338	DDDD DDDD EEEEEEEE						
0000F340	AAAAAAAA CCCCCCCC			14132	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
0000F348	33333333 55555555						
				14133			
				14134 * i5 = 95:		/* 01011 111 */	
				14135	VRI_K	VEVAL,95	
0000F350				14136+	DS	0FD	
0000F350		0000F350		14137+	USING	*,R5	base for test data and test routine
0000F350	0000F398			14138+T291	DC	A(X291)	address of test routine
0000F354	0123			14139+	DC	H'291'	test number
0000F356	00			14140+	DC	X'00'	
0000F357	5F			14141+	DC	HL1'95'	i5
0000F358	E5C5E5C1 D3404040			14142+	DC	CL8'VEVAL'	instruction name
0000F360	0000F3E8			14143+	DC	A(RE291+16)	address of v2 source
0000F364	0000F3F8			14144+	DC	A(RE291+32)	address of v3 source
0000F368	0000F408			14145+	DC	A(RE291+48)	address of v4 source
0000F36C	00000010			14146+	DC	A(16)	result length
0000F370	0000F3D8			14147+REA291	DC	A(RE291)	result address
0000F378	00000000 00000000			14148+	DS	FD	gap
0000F380	00000000 00000000			14149+V10291	DS	XL16	V1 output
0000F388	00000000 00000000						
0000F390	00000000 00000000			14150+	DS	FD	gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000F398				14151+*					
0000F398	B982 0011			14152+X291	DS	0F			
0000F39C	4110 8E94		00001094	14153+	XGR	R1,R1			
0000F3A0	E711 0000 0006		00000000	14154+	LA	R1,V1FUDGE	load v1 fudge		
0000F3A6	E310 5010 0014		00000010	14155+	VL	v1,0(R1)	use v21 to test decoder		
0000F3AC	E721 0000 0006		00000000	14156+	LGF	R1,V2ADDR	load v2 source		
0000F3B2	E310 5014 0014		00000014	14157+	VL	v2,0(R1)	use v22 to test decoder		
0000F3B8	E731 0000 0006		00000000	14158+	LGF	R1,V3ADDR	load v3 source		
0000F3BE	E310 5018 0014		00000000	14159+	VL	v3,0(R1)	use v23 to test decoder		
0000F3C4	E741 0000 0006		00000018	14160+	LGF	R1,V4ADDR	load v4 source		
			00000000	14161+	VL	v4,0(R1)	use v24 to test decoder		
0000F3CA				14164+	DS	0H	E788 VEVAL		
0000F3CA	E7			14165+	DC	X'E7'	- Vector Evaluate		
0000F3CB	12			14166+	DC	X'12'	v1, v2		
0000F3CC	30			14167+	DC	X'30'	v3, reserved		
0000F3CD	5F			14168+	DC	HL1'95'	i5		
0000F3CE	40			14169+	DC	x'40'	v4, RXB		
0000F3CF	88			14170+	DC	X'88'			
0000F3D0	E710 5030 000E		0000F380	14172+	VST	V1,V10291	save v1 output		
0000F3D6	07FB			14173+	BR	R11	return		
0000F3D8				14174+RE291	DC	0F	xl16 expected result		
0000F3D8				14175+	DR0P	R5			
0000F3D8	FFFFFFFF FFFFFFFF			14176	DC	XL16'FFFFFFFF FFFFFFFF DDDDDDDD BBBBBBBB'	result		
0000F3E0	DDDDDDDD BBBBBBBB								
0000F3E8	33333333 55555555			14177	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000F3F0	99999999 AAAAAAAA								
0000F3F8	11111111 22222222			14178	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000F400	44444444 88888888								
0000F408	FFFFFFFF EEEEEEEE			14179	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
0000F410	DDDDDDDD BBBBBBBB								
0000F418				14180					
0000F418				14181	VRI_K	VEVAL, 95			
0000F418		0000F418		14182+	DS	0FD			
0000F418	0000F460			14183+	USING	*,R5	base for test data and test routine		
0000F41C	0124			14184+T292	DC	A(X292)	address of test routine		
0000F41E	00			14185+	DC	H'292'	test number		
0000F41F	5F			14186+	DC	X'00'			
0000F420	E5C5E5C1 D3404040			14187+	DC	HL1'95'	i5		
0000F428	0000F4B0			14188+	DC	CL8'VEVAL'	instruction name		
0000F42C	0000F4C0			14189+	DC	A(RE292+16)	address of v2 source		
0000F430	0000F4D0			14190+	DC	A(RE292+32)	address of v3 source		
0000F434	00000010			14191+	DC	A(RE292+48)	address of v4 source		
0000F438	0000F4A0			14192+	DC	A(16)	result length		
0000F440	00000000 00000000			14193+REA292	DC	A(RE292)	result address		
0000F448	00000000 00000000			14194+	DS	FD	gap		
0000F450	00000000 00000000			14195+V10292	DS	XL16	V1 output		
0000F458	00000000 00000000			14196+	DS	FD	gap		
0000F460				14197+*					
0000F460	B982 0011			14198+X292	DS	0F			
0000F464	4110 8E94		00001094	14199+	XGR	R1,R1			
0000F468	E711 0000 0006		00000000	14200+	LA	R1,V1FUDGE	load v1 fudge		
0000F46E	E310 5010 0014		00000010	14201+	VL	v1,0(R1)	use v21 to test decoder		
				14202+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000F474	E721 0000 0006		00000000	14203+	VL	v2,0(R1)	use v22 to test decoder	
0000F47A	E310 5014 0014		00000014	14204+	LGF	R1,V3ADDR	load v3 source	
0000F480	E731 0000 0006		00000000	14205+	VL	v3,0(R1)	use v23 to test decoder	
0000F486	E310 5018 0014		00000018	14206+	LGF	R1,V4ADDR	load v4 source	
0000F48C	E741 0000 0006		00000000	14207+	VL	v4,0(R1)	use v24 to test decoder	
0000F492				14210+	DS	0H	E788 VEVAL	
0000F492	E7			14211+	DC	X'E7'	- Vector Evaluate	
0000F493	12			14212+	DC	X'12'	v1, v2	
0000F494	30			14213+	DC	X'30'	v3, reserved	
0000F495	5F			14214+	DC	HL1'95'	i5	
0000F496	40			14215+	DC	x'40'	v4, RXB	
0000F497	88			14216+	DC	X'88'		
0000F498	E710 5030 000E		0000F448	14218+	VST	V1,V10292	save v1 output	
0000F49E	07FB			14219+	BR	R11	return	
0000F4A0				14220+RE292	DC	0F	xl16 expected result	
0000F4A0				14221+	DR0P	R5		
0000F4A0	BBBBBBBB DDDDDDDD			14222	DC	XL16'BBBBBBBB DDDDDDDD 77777777 DDDDDDDD'	result	
0000F4A8	77777777 DDDDDDDD							
0000F4B0	33333333 55555555			14223	DC	XL16'33333333 55555555 66666666 99999999'	v2	
0000F4B8	66666666 99999999							
0000F4C0	77777777 BBBBBBBB			14224	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
0000F4C8	DDDDDDDD EEEEEEEE							
0000F4D0	AAAAAAAA CCCCCCCC			14225	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000F4D8	33333333 55555555							
				14226				
				14227				
				14228 * Row 12				
				14229 * i5 = 98:		/* 01100 010 +++ */		
0000F4E0				14230	VRI_K	VEVAL,98		
0000F4E0		0000F4E0		14231+	DS	0FD		
0000F4E0	0000F528			14232+	USING	*,R5	base for test data and test routine	
0000F4E4	0125			14233+T293	DC	A(X293)	address of test routine	
0000F4E6	00			14234+	DC	H'293'	test number	
0000F4E7	62			14235+	DC	X'00'		
0000F4E8	E5C5E5C1 D3404040			14236+	DC	HL1'98'	i5	
0000F4F0	0000F578			14237+	DC	CL8'VEVAL'	instruction name	
0000F4F4	0000F588			14238+	DC	A(RE293+16)	address of v2 source	
0000F4F8	0000F598			14239+	DC	A(RE293+32)	address of v3 source	
0000F4FC	00000010			14240+	DC	A(RE293+48)	address of v4 source	
0000F500	0000F568			14241+	DC	A(16)	result length	
0000F508	00000000 00000000			14242+REA293	DC	A(RE293)	result address	
0000F510	00000000 00000000			14243+	DS	FD	gap	
0000F518	00000000 00000000			14244+V10293	DS	XL16	V1 output	
0000F520	00000000 00000000			14245+	DS	FD	gap	
				14246+*				
0000F528				14247+X293	DS	0F		
0000F528	B982 0011			14248+	XGR	R1,R1		
0000F52C	4110 8E94		00001094	14249+	LA	R1,V1FUDGE	load v1 fudge	
0000F530	E711 0000 0006		00000000	14250+	VL	v1,0(R1)	use v21 to test decoder	
0000F536	E310 5010 0014		00000010	14251+	LGF	R1,V2ADDR	load v2 source	
0000F53C	E721 0000 0006		00000000	14252+	VL	v2,0(R1)	use v22 to test decoder	
0000F542	E310 5014 0014		00000014	14253+	LGF	R1,V3ADDR	load v3 source	
0000F548	E731 0000 0006		00000000	14254+	VL	v3,0(R1)	use v23 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000F54E	E310 5018 0014		00000018	14255+	LGF	R1,V4ADDR	load v4 source	
0000F554	E741 0000 0006		00000000	14256+	VL	v4,0(R1)	use v24 to test decoder	
0000F55A				14259+	DS	0H	E788 VEVAL	
0000F55A	E7			14260+	DC	X'E7'	- Vector Evaluate	
0000F55B	12			14261+	DC	X'12'	v1, v2	
0000F55C	30			14262+	DC	X'30'	v3, reserved	
0000F55D	62			14263+	DC	HL1'98'	i5	
0000F55E	40			14264+	DC	x'40'	v4, RXB	
0000F55F	88			14265+	DC	X'88'		
0000F560	E710 5030 000E		0000F510	14267+	VST	V1,V10293	save v1 output	
0000F566	07FB			14268+	BR	R11	return	
0000F568				14269+RE293	DC	0F	xl16 expected result	
0000F568				14270+	DR0P	R5		
0000F568	CCCCCCCC 88888888			14271	DC	XL16'CCCCCCCC 88888888 00000000 11111111'	result	
0000F570	00000000 11111111							
0000F578	33333333 55555555			14272	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
0000F580	99999999 AAAAAAAA							
0000F588	11111111 22222222			14273	DC	XL16'11111111 22222222 44444444 88888888'	v3	
0000F590	44444444 88888888							
0000F598	FFFFFFFF EEEEEEEE			14274	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
0000F5A0	DDDDDDDD BBBBBBBB							
0000F5A8				14275				
0000F5A8				14276	VRI_K	VEVAL, 98		
0000F5A8		0000F5A8		14277+	DS	0FD		
0000F5A8	0000F5F0			14278+	USING	*,R5	base for test data and test routine	
0000F5AC	0126			14279+T294	DC	A(X294)	address of test routine	
0000F5AE	00			14280+	DC	H'294'	test number	
0000F5AF	62			14281+	DC	X'00'		
0000F5B0	E5C5E5C1 D3404040			14282+	DC	HL1'98'	i5	
0000F5B8	0000F640			14283+	DC	CL8'VEVAL'	instruction name	
0000F5BC	0000F650			14284+	DC	A(RE294+16)	address of v2 source	
0000F5C0	0000F660			14285+	DC	A(RE294+32)	address of v3 source	
0000F5C4	00000010			14286+	DC	A(RE294+48)	address of v4 source	
0000F5C8	0000F630			14287+	DC	A(16)	result length	
0000F5D0	00000000 00000000			14288+REA294	DC	A(RE294)	result address	
0000F5D8	00000000 00000000			14289+	DS	FD	gap	
0000F5E0	00000000 00000000			14290+V10294	DS	XL16	V1 output	
0000F5E8	00000000 00000000			14291+	DS	FD	gap	
0000F5F0				14292+*				
0000F5F0	B982 0011			14293+X294	DS	0F		
0000F5F4	4110 8E94		00001094	14294+	XGR	R1,R1		
0000F5F8	E711 0000 0006		00000000	14295+	LA	R1,V1FUDGE	load v1 fudge	
0000F5FE	E310 5010 0014		00000010	14296+	VL	v1,0(R1)	use v21 to test decoder	
0000F604	E721 0000 0006		00000000	14297+	LGF	R1,V2ADDR	load v2 source	
0000F60A	E310 5014 0014		00000014	14298+	VL	v2,0(R1)	use v22 to test decoder	
0000F610	E731 0000 0006		00000000	14299+	LGF	R1,V3ADDR	load v3 source	
0000F616	E310 5018 0014		00000018	14300+	VL	v3,0(R1)	use v23 to test decoder	
0000F61C	E741 0000 0006		00000000	14301+	LGF	R1,V4ADDR	load v4 source	
				14302+	VL	v4,0(R1)	use v24 to test decoder	
0000F622				14305+	DS	0H	E788 VEVAL	
0000F622	E7			14306+	DC	X'E7'	- Vector Evaluate	
0000F623	12			14307+	DC	X'12'	v1, v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000F624	30			14308+	DC	X'30'		v3, reserved	
0000F625	62			14309+	DC	HL1'98'		i5	
0000F626	40			14310+	DC	x'40'		v4, RXB	
0000F627	88			14311+	DC	X'88'			
0000F628	E710 5030 000E		0000F5D8	14313+	VST	V1,V10294		save v1 output	
0000F62E	07FB			14314+	BR	R11		return	
0000F630				14315+RE294	DC	0F		xl16 expected result	
0000F630				14316+	DR0P	R5			
0000F630	DDDDDDDD 33333333			14317	DC	XL16'DDDDDDDD 33333333 CCCCCCCC AAAAAAAA'		result	
0000F638	CCCCCCCC AAAAAAAA								
0000F640	33333333 55555555			14318	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000F648	66666666 99999999								
0000F650	77777777 BBBB BBBB			14319	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
0000F658	DDDDDDDD EEEEEEEE								
0000F660	AAAAAAA CCCCCC			14320	DC	XL16'AAAAAAA CCCCCC 33333333 55555555'		v4	
0000F668	33333333 55555555								
0000F670				14321					
0000F670				14322 * i5 = 100:		/* 01100 100 +++ */			
0000F670				14323		VRI_K VEVAL,100			
0000F670				14324+	DS	0FD			
0000F670	0000F6B8		0000F670	14325+	USING	*,R5		base for test data and test routine	
0000F674	0127			14326+T295	DC	A(X295)		address of test routine	
0000F676	00			14327+	DC	H'295'		test number	
0000F677	64			14328+	DC	X'00'			
0000F678	E5C5E5C1 D3404040			14329+	DC	HL1'100'		i5	
0000F680	0000F708			14330+	DC	CL8'VEVAL'		instruction name	
0000F684	0000F718			14331+	DC	A(RE295+16)		address of v2 source	
0000F688	0000F728			14332+	DC	A(RE295+32)		address of v3 source	
0000F68C	00000010			14333+	DC	A(RE295+48)		address of v4 source	
0000F690	0000F6F8			14334+	DC	A(16)		result length	
0000F698	00000000 00000000			14335+REA295	DC	A(RE295)		result address	
0000F6A0	00000000 00000000			14336+	DS	FD		gap	
0000F6A8	00000000 00000000			14337+V10295	DS	XL16		V1 output	
0000F6B0	00000000 00000000			14338+	DS	FD		gap	
0000F6B8				14339+*					
0000F6B8	B982 0011			14340+X295	DS	0F			
0000F6BC	4110 8E94		00001094	14341+	XGR	R1,R1			
0000F6C0	E711 0000 0006		00000000	14342+	LA	R1,V1FUDGE		load v1 fudge	
0000F6C6	E310 5010 0014		00000010	14343+	VL	v1,0(R1)		use v21 to test decoder	
0000F6CC	E721 0000 0006		00000000	14344+	LGF	R1,V2ADDR		load v2 source	
0000F6D2	E310 5014 0014		00000014	14345+	VL	v2,0(R1)		use v22 to test decoder	
0000F6D8	E731 0000 0006		00000000	14346+	LGF	R1,V3ADDR		load v3 source	
0000F6DE	E310 5018 0014		00000018	14347+	VL	v3,0(R1)		use v23 to test decoder	
0000F6E4	E741 0000 0006		00000000	14348+	LGF	R1,V4ADDR		load v4 source	
				14349+	VL	v4,0(R1)		use v24 to test decoder	
0000F6EA				14352+	DS	0H		E788 VEVAL	
0000F6EA	E7			14353+	DC	X'E7'		- Vector Evaluate	
0000F6EB	12			14354+	DC	X'12'		v1, v2	
0000F6EC	30			14355+	DC	X'30'		v3, reserved	
0000F6ED	64			14356+	DC	HL1'100'		i5	
0000F6EE	40			14357+	DC	x'40'		v4, RXB	
0000F6EF	88			14358+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000F6F0	E710 5030 000E		0000F6A0	14360+	VST	V1,V10295	save v1 output		
0000F6F6	07FB			14361+	BR	R11	return		
0000F6F8				14362+RE295	DC	0F	xl16 expected result		
0000F6F8				14363+	DR0P	R5			
0000F6F8	EEEEEEEE	CCCCCCCC		14364	DC	XL16'EEEEEEEE CCCCCCCC 99999999 33333333'	result		
0000F700	99999999	33333333							
0000F708	33333333	55555555		14365	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000F710	99999999	AAAAAAA							
0000F718	11111111	22222222		14366	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000F720	44444444	88888888							
0000F728	FFFFFFFF	EEEEEEEE		14367	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
0000F730	DDDDDDDD	BBBBBBBB							
				14368					
				14369	VRI_K	VEVAL,100			
0000F738				14370+	DS	0FD			
0000F738		0000F738		14371+	USING	*,R5	base for test data and test routine		
0000F738	0000F780			14372+T296	DC	A(X296)	address of test routine		
0000F73C	0128			14373+	DC	H'296'	test number		
0000F73E	00			14374+	DC	X'00'			
0000F73F	64			14375+	DC	HL1'100'	i5		
0000F740	E5C5E5C1	D3404040		14376+	DC	CL8'VEVAL'	instruction name		
0000F748	0000F7D0			14377+	DC	A(RE296+16)	address of v2 source		
0000F74C	0000F7E0			14378+	DC	A(RE296+32)	address of v3 source		
0000F750	0000F7F0			14379+	DC	A(RE296+48)	address of v4 source		
0000F754	00000010			14380+	DC	A(16)	result length		
0000F758	0000F7C0			14381+REA296	DC	A(RE296)	result address		
0000F760	00000000	00000000		14382+	DS	FD	gap		
0000F768	00000000	00000000		14383+V10296	DS	XL16	V1 output		
0000F770	00000000	00000000							
0000F778	00000000	00000000		14384+	DS	FD	gap		
				14385+*					
0000F780				14386+X296	DS	0F			
0000F780	B982 0011			14387+	XGR	R1,R1			
0000F784	4110 8E94		00001094	14388+	LA	R1,V1FUDGE	load v1 fudge		
0000F788	E711 0000 0006		00000000	14389+	VL	v1,0(R1)	use v21 to test decoder		
0000F78E	E310 5010 0014		00000010	14390+	LGF	R1,V2ADDR	load v2 source		
0000F794	E721 0000 0006		00000000	14391+	VL	v2,0(R1)	use v22 to test decoder		
0000F79A	E310 5014 0014		00000014	14392+	LGF	R1,V3ADDR	load v3 source		
0000F7A0	E731 0000 0006		00000000	14393+	VL	v3,0(R1)	use v23 to test decoder		
0000F7A6	E310 5018 0014		00000018	14394+	LGF	R1,V4ADDR	load v4 source		
0000F7AC	E741 0000 0006		00000000	14395+	VL	v4,0(R1)	use v24 to test decoder		
0000F7B2				14398+	DS	0H	E788 VEVAL		
0000F7B2	E7			14399+	DC	X'E7'	- Vector Evaluate		
0000F7B3	12			14400+	DC	X'12'	v1, v2		
0000F7B4	30			14401+	DC	X'30'	v3, reserved		
0000F7B5	64			14402+	DC	HL1'100'	i5		
0000F7B6	40			14403+	DC	x'40'	v4, RXB		
0000F7B7	88			14404+	DC	X'88'			
0000F7B8	E710 5030 000E		0000F768	14406+	VST	V1,V10296	save v1 output		
0000F7BE	07FB			14407+	BR	R11	return		
0000F7C0				14408+RE296	DC	0F	xl16 expected result		
0000F7C0				14409+	DR0P	R5			
0000F7C0	CCCCCCCC	66666666		14410	DC	XL16'CCCCCCCC 66666666 AAAAAAAA 33333333'	result		
0000F7C8	AAAAAAA	33333333							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000F7D0	33333333	55555555		14411	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
0000F7D8	66666666	99999999							
0000F7E0	77777777	BBBBBBBB		14412	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
0000F7E8	DDDDDDDD	EEEEEEEE							
0000F7F0	AAAAAAAA	CCCCCCCC		14413	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000F7F8	33333333	55555555							
				14414					
				14415	* i5 = 101:	/* 01100 101 +++ */			
				14416	VRI_K	VEVAL,101			
0000F800				14417+	DS	0FD			
0000F800			0000F800	14418+	USING	*,R5	base for test data and test routine		
0000F800	0000F848			14419+T297	DC	A(X297)	address of test routine		
0000F804	0129			14420+	DC	H'297'	test number		
0000F806	00			14421+	DC	X'00'			
0000F807	65			14422+	DC	HL1'101'	i5		
0000F808	E5C5E5C1	D3404040		14423+	DC	CL8'VEVAL'	instruction name		
0000F810	0000F898			14424+	DC	A(RE297+16)	address of v2 source		
0000F814	0000F8A8			14425+	DC	A(RE297+32)	address of v3 source		
0000F818	0000F8B8			14426+	DC	A(RE297+48)	address of v4 source		
0000F81C	00000010			14427+	DC	A(16)	result length		
0000F820	0000F888			14428+REA297	DC	A(RE297)	result address		
0000F828	00000000	00000000		14429+	DS	FD	gap		
0000F830	00000000	00000000		14430+V10297	DS	XL16	V1 output		
0000F838	00000000	00000000							
0000F840	00000000	00000000		14431+	DS	FD	gap		
				14432+*					
0000F848				14433+X297	DS	0F			
0000F848	B982 0011			14434+	XGR	R1,R1			
0000F84C	4110 8E94		00001094	14435+	LA	R1,V1FUDGE	load v1 fudge		
0000F850	E711 0000 0006		00000000	14436+	VL	v1,0(R1)	use v21 to test decoder		
0000F856	E310 5010 0014		00000010	14437+	LGF	R1,V2ADDR	load v2 source		
0000F85C	E721 0000 0006		00000000	14438+	VL	v2,0(R1)	use v22 to test decoder		
0000F862	E310 5014 0014		00000014	14439+	LGF	R1,V3ADDR	load v3 source		
0000F868	E731 0000 0006		00000000	14440+	VL	v3,0(R1)	use v23 to test decoder		
0000F86E	E310 5018 0014		00000018	14441+	LGF	R1,V4ADDR	load v4 source		
0000F874	E741 0000 0006		00000000	14442+	VL	v4,0(R1)	use v24 to test decoder		
0000F87A				14445+	DS	0H	E788 VEVAL		
0000F87A	E7			14446+	DC	X'E7'	- Vector Evaluate		
0000F87B	12			14447+	DC	X'12'	v1, v2		
0000F87C	30			14448+	DC	X'30'	v3, reserved		
0000F87D	65			14449+	DC	HL1'101'	i5		
0000F87E	40			14450+	DC	x'40'	v4, RXB		
0000F87F	88			14451+	DC	X'88'			
0000F880	E710 5030 000E		0000F830	14453+	VST	V1,V10297	save v1 output		
0000F886	07FB			14454+	BR	R11	return		
0000F888				14455+RE297	DC	0F	xl16 expected result		
0000F888				14456+	DROP	R5			
0000F888	FFFFFFFF	CCCCCCCC		14457	DC	XL16'	FFFFFFFF CCCCCCCC 99999999 BBBBBBBB'	result	
0000F890	99999999	BBBBBBBB							
0000F898	33333333	55555555		14458	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
0000F8A0	99999999	AAAAAAAA							
0000F8A8	11111111	22222222		14459	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
0000F8B0	44444444	88888888							
0000F8B8	FFFFFFFF	EEEEEEEE		14460	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000F8C0	DDDDDDDD BBBB BBBB			14461					
				14462	VRI_K	VEVAL, 101			
0000F8C8				14463+	DS	0FD			
0000F8C8		0000F8C8		14464+	USING	*, R5		base for test data and test routine	
0000F8C8	0000F910			14465+T298	DC	A(X298)		address of test routine	
0000F8CC	012A			14466+	DC	H'298'		test number	
0000F8CE	00			14467+	DC	X'00'			
0000F8CF	65			14468+	DC	HL1'101'		i5	
0000F8D0	E5C5E5C1 D3404040			14469+	DC	CL8'VEVAL'		instruction name	
0000F8D8	0000F960			14470+	DC	A(RE298+16)		address of v2 source	
0000F8DC	0000F970			14471+	DC	A(RE298+32)		address of v3 source	
0000F8E0	0000F980			14472+	DC	A(RE298+48)		address of v4 source	
0000F8E4	00000010			14473+	DC	A(16)		result length	
0000F8E8	0000F950			14474+REA298	DC	A(RE298)		result address	
0000F8F0	00000000 00000000			14475+	DS	FD		gap	
0000F8F8	00000000 00000000			14476+V10298	DS	XL16		V1 output	
0000F900	00000000 00000000								
0000F908	00000000 00000000			14477+	DS	FD		gap	
				14478+*					
0000F910				14479+X298	DS	0F			
0000F910	B982 0011			14480+	XGR	R1, R1			
0000F914	4110 8E94		00001094	14481+	LA	R1, V1FUDGE		load v1 fudge	
0000F918	E711 0000 0006		00000000	14482+	VL	v1, 0(R1)		use v21 to test decoder	
0000F91E	E310 5010 0014		00000010	14483+	LGF	R1, V2ADDR		load v2 source	
0000F924	E721 0000 0006		00000000	14484+	VL	v2, 0(R1)		use v22 to test decoder	
0000F92A	E310 5014 0014		00000014	14485+	LGF	R1, V3ADDR		load v3 source	
0000F930	E731 0000 0006		00000000	14486+	VL	v3, 0(R1)		use v23 to test decoder	
0000F936	E310 5018 0014		00000018	14487+	LGF	R1, V4ADDR		load v4 source	
0000F93C	E741 0000 0006		00000000	14488+	VL	v4, 0(R1)		use v24 to test decoder	
0000F942				14491+	DS	0H		E788 VEVAL	
0000F942	E7			14492+	DC	X'E7'		- Vector Evaluate	
0000F943	12			14493+	DC	X'12'		v1, v2	
0000F944	30			14494+	DC	X'30'		v3, reserved	
0000F945	65			14495+	DC	HL1'101'		i5	
0000F946	40			14496+	DC	x'40'		v4, RXB	
0000F947	88			14497+	DC	X'88'			
0000F948	E710 5030 000E		0000F8F8	14499+	VST	V1, V10298		save v1 output	
0000F94E	07FB			14500+	BR	R11		return	
0000F950				14501+RE298	DC	0F		xl16 expected result	
0000F950				14502+	DROP	R5			
0000F950	EEEEEEEE 66666666			14503	DC	XL16'EEEEEEEE 66666666 AAAAAAAA 33333333'		result	
0000F958	AAAAAAAA 33333333								
0000F960	33333333 55555555			14504	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000F968	66666666 99999999								
0000F970	77777777 BBBB BBBB			14505	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
0000F978	DDDDDDDD EEEEEEEE								
0000F980	AAAAAAAA CCCCCCCC			14506	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
0000F988	33333333 55555555								
				14507					
				14508 * i5 = 102:	/*	01100 110 */			
				14509	VRI_K	VEVAL, 102			
0000F990				14510+	DS	0FD			
0000F990		0000F990		14511+	USING	*, R5		base for test data and test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000F990	0000F9D8			14512+T299	DC	A(X299)		address of test routine	
0000F994	012B			14513+	DC	H'299'		test number	
0000F996	00			14514+	DC	X'00'			
0000F997	66			14515+	DC	HL1'102'		i5	
0000F998	E5C5E5C1 D3404040			14516+	DC	CL8'VEVAL'		instruction name	
0000F9A0	0000FA28			14517+	DC	A(RE299+16)		address of v2 source	
0000F9A4	0000FA38			14518+	DC	A(RE299+32)		address of v3 source	
0000F9A8	0000FA48			14519+	DC	A(RE299+48)		address of v4 source	
0000F9AC	00000010			14520+	DC	A(16)		result length	
0000F9B0	0000FA18			14521+REA299	DC	A(RE299)		result address	
0000F9B8	00000000 00000000			14522+	DS	FD		gap	
0000F9C0	00000000 00000000			14523+V10299	DS	XL16		V1 output	
0000F9C8	00000000 00000000								
0000F9D0	00000000 00000000			14524+	DS	FD		gap	
				14525+*					
0000F9D8				14526+X299	DS	0F			
0000F9D8	B982 0011			14527+	XGR	R1, R1			
0000F9DC	4110 8E94		00001094	14528+	LA	R1, V1FUDGE		load v1 fudge	
0000F9E0	E711 0000 0006		00000000	14529+	VL	v1, 0(R1)		use v21 to test decoder	
0000F9E6	E310 5010 0014		00000010	14530+	LGF	R1, V2ADDR		load v2 source	
0000F9EC	E721 0000 0006		00000000	14531+	VL	v2, 0(R1)		use v22 to test decoder	
0000F9F2	E310 5014 0014		00000014	14532+	LGF	R1, V3ADDR		load v3 source	
0000F9F8	E731 0000 0006		00000000	14533+	VL	v3, 0(R1)		use v23 to test decoder	
0000F9FE	E310 5018 0014		00000018	14534+	LGF	R1, V4ADDR		load v4 source	
0000FA04	E741 0000 0006		00000000	14535+	VL	v4, 0(R1)		use v24 to test decoder	
0000FA0A				14538+	DS	0H		E788 VEVAL	
0000FA0A	E7			14539+	DC	X'E7'		- Vector Evaluate	
0000FA0B	12			14540+	DC	X'12'		v1, v2	
0000FA0C	30			14541+	DC	X'30'		v3, reserved	
0000FA0D	66			14542+	DC	HL1'102'		i5	
0000FA0E	40			14543+	DC	x'40'		v4, RXB	
0000FA0F	88			14544+	DC	X'88'			
0000FA10	E710 5030 000E		0000F9C0	14546+	VST	V1, V10299		save v1 output	
0000FA16	07FB			14547+	BR	R11		return	
0000FA18				14548+RE299	DC	0F		xl16 expected result	
0000FA18				14549+	DR0P	R5			
0000FA18	EEEEEEEE CCCCCCCC			14550	DC	XL16'EEEEEEEE CCCCCCCC 99999999 33333333'		result	
0000FA20	99999999 33333333								
0000FA28	33333333 55555555			14551	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
0000FA30	99999999 AAAAAAAA								
0000FA38	11111111 22222222			14552	DC	XL16'11111111 22222222 44444444 88888888'		v3	
0000FA40	44444444 88888888								
0000FA48	FFFFFFFF EEEEEEEE			14553	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
0000FA50	DDDDDDDD BBBB BBBB								
				14554					
0000FA58				14555	VRI_K	VEVAL, 102			
0000FA58		0000FA58		14556+	DS	0FD			
0000FA58	0000FAA0			14557+	USING	*, R5		base for test data and test routine	
0000FA5C	012C			14558+T300	DC	A(X300)		address of test routine	
0000FA5E	00			14559+	DC	H'300'		test number	
0000FA5F	66			14560+	DC	X'00'			
0000FA60	E5C5E5C1 D3404040			14561+	DC	HL1'102'		i5	
0000FA68	0000FAF0			14562+	DC	CL8'VEVAL'		instruction name	
				14563+	DC	A(RE300+16)		address of v2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000FA6C	0000FB00			14564+	DC	A(RE300+32)	address of v3 source	
0000FA70	0000FB10			14565+	DC	A(RE300+48)	address of v4 source	
0000FA74	00000010			14566+	DC	A(16)	result length	
0000FA78	0000FAE0			14567+REA300	DC	A(RE300)	result address	
0000FA80	00000000 00000000			14568+	DS	FD	gap	
0000FA88	00000000 00000000			14569+V10300	DS	XL16	V1 output	
0000FA90	00000000 00000000							
0000FA98	00000000 00000000			14570+	DS	FD	gap	
				14571+*				
0000FAA0				14572+X300	DS	0F		
0000FAA0	B982 0011			14573+	XGR	R1,R1		
0000FAA4	4110 8E94		00001094	14574+	LA	R1,V1FUDGE	load v1 fudge	
0000FAA8	E711 0000 0006		00000000	14575+	VL	v1,0(R1)	use v21 to test decoder	
0000FAAE	E310 5010 0014		00000010	14576+	LGF	R1,V2ADDR	load v2 source	
0000FAB4	E721 0000 0006		00000000	14577+	VL	v2,0(R1)	use v22 to test decoder	
0000FABA	E310 5014 0014		00000014	14578+	LGF	R1,V3ADDR	load v3 source	
0000FAC0	E731 0000 0006		00000000	14579+	VL	v3,0(R1)	use v23 to test decoder	
0000FAC6	E310 5018 0014		00000018	14580+	LGF	R1,V4ADDR	load v4 source	
0000FACC	E741 0000 0006		00000000	14581+	VL	v4,0(R1)	use v24 to test decoder	
0000FAD2				14584+	DS	0H	E788 VEVAL	
0000FAD2	E7			14585+	DC	X'E7'	- Vector Evaluate	
0000FAD3	12			14586+	DC	X'12'	v1, v2	
0000FAD4	30			14587+	DC	X'30'	v3, reserved	
0000FAD5	66			14588+	DC	HL1'102'	i5	
0000FAD6	40			14589+	DC	x'40'	v4, RXB	
0000FAD7	88			14590+	DC	X'88'		
0000FAD8	E710 5030 000E		0000FA88	14592+	VST	V1,V10300	save v1 output	
0000FADE	07FB			14593+	BR	R11	return	
0000FAE0				14594+RE300	DC	0F	xl16 expected result	
0000FAE0				14595+	DROP	R5		
0000FAE0	DDDDDDDD 77777777			14596	DC	XL16'DDDDDDDD 77777777 EEEEEEEE BBBB BBBB'	result	
0000FAE8	EEEEEEEE BBBB BBBB							
0000FAF0	33333333 55555555			14597	DC	XL16'33333333 55555555 66666666 99999999'	v2	
0000FAF8	66666666 99999999							
0000FB00	77777777 BBBB BBBB			14598	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
0000FB08	DDDDDDDD EEEEEEEE							
0000FB10	AAAAAAAA CCCCCCCC			14599	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000FB18	33333333 55555555							
				14600				
				14601				
				14602 * Row 13				
				14603 * i5 = 106: /* 01101 010 +++ */				
				14604	VRI_K	VEVAL,106		
0000FB20				14605+	DS	0FD		
0000FB20		0000FB20		14606+	USING	*,R5	base for test data and test routine	
0000FB20	0000FB68			14607+T301	DC	A(X301)	address of test routine	
0000FB24	012D			14608+	DC	H'301'	test number	
0000FB26	00			14609+	DC	X'00'		
0000FB27	6A			14610+	DC	HL1'106'	i5	
0000FB28	E5C5E5C1 D3404040			14611+	DC	CL8'VEVAL'	instruction name	
0000FB30	0000FBB8			14612+	DC	A(RE301+16)	address of v2 source	
0000FB34	0000FBC8			14613+	DC	A(RE301+32)	address of v3 source	
0000FB38	0000FBD8			14614+	DC	A(RE301+48)	address of v4 source	
0000FB3C	00000010			14615+	DC	A(16)	result length	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000FB40	0000FBA8			14616+REA301	DC	A(RE301)		result address	
0000FB48	00000000 00000000			14617+	DS	FD		gap	
0000FB50	00000000 00000000			14618+V10301	DS	XL16		V1 output	
0000FB58	00000000 00000000								
0000FB60	00000000 00000000			14619+	DS	FD		gap	
				14620+*					
0000FB68				14621+X301	DS	0F			
0000FB68	B982 0011			14622+	XGR	R1, R1			
0000FB6C	4110 8E94		00001094	14623+	LA	R1, V1FUDGE		load v1 fudge	
0000FB70	E711 0000 0006		00000000	14624+	VL	v1, 0(R1)		use v21 to test decoder	
0000FB76	E310 5010 0014		00000010	14625+	LGF	R1, V2ADDR		load v2 source	
0000FB7C	E721 0000 0006		00000000	14626+	VL	v2, 0(R1)		use v22 to test decoder	
0000FB82	E310 5014 0014		00000014	14627+	LGF	R1, V3ADDR		load v3 source	
0000FB88	E731 0000 0006		00000000	14628+	VL	v3, 0(R1)		use v23 to test decoder	
0000FB8E	E310 5018 0014		00000018	14629+	LGF	R1, V4ADDR		load v4 source	
0000FB94	E741 0000 0006		00000000	14630+	VL	v4, 0(R1)		use v24 to test decoder	
0000FB9A				14633+	DS	0H		E788 VEVAL	
0000FB9A	E7			14634+	DC	X'E7'		- Vector Evaluate	
0000FB9B	12			14635+	DC	X'12'		v1, v2	
0000FB9C	30			14636+	DC	X'30'		v3, reserved	
0000FB9D	6A			14637+	DC	HL1'106'		i5	
0000FB9E	40			14638+	DC	x'40'		v4, RXB	
0000FB9F	88			14639+	DC	X'88'			
0000FBA0	E710 5030 000E		0000FB50	14641+	VST	V1, V10301		save v1 output	
0000FBA6	07FB			14642+	BR	R11		return	
0000FBA8				14643+RE301	DC	0F		xl16 expected result	
0000FBA8				14644+	DR0P	R5			
0000FBA8	CCCCCCCC 99999999			14645	DC	XL16'CCCCCCCC 99999999 00000000 11111111'		result	
0000FBB0	00000000 11111111								
0000FBB8	33333333 55555555			14646	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
0000FBC0	99999999 AAAAAAAA								
0000FBC8	11111111 22222222			14647	DC	XL16'11111111 22222222 44444444 88888888'		v3	
0000FBD0	44444444 88888888								
0000FBD8	FFFFFFFF EEEEEEEE			14648	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
0000FBE0	DDDDDDDD BBBB BBBB								
				14649					
0000FBE8				14650	VRI_K	VEVAL, 106			
0000FBE8		0000FBE8		14651+	DS	0FD			
0000FBE8	0000FC30			14652+	USING	*, R5		base for test data and test routine	
0000FBEC	012E			14653+T302	DC	A(X302)		address of test routine	
0000FBEE	00			14654+	DC	H'302'		test number	
0000FBEF	6A			14655+	DC	X'00'			
0000FBF0	E5C5E5C1 D3404040			14656+	DC	HL1'106'		i5	
0000FBF8	0000FC80			14657+	DC	CL8'VEVAL'		instruction name	
0000FBFC	0000FC90			14658+	DC	A(RE302+16)		address of v2 source	
0000FC00	0000FCA0			14659+	DC	A(RE302+32)		address of v3 source	
0000FC04	00000010			14660+	DC	A(RE302+48)		address of v4 source	
0000FC08	0000FC70			14661+	DC	A(16)		result length	
0000FC10	00000000 00000000			14662+REA302	DC	A(RE302)		result address	
0000FC18	00000000 00000000			14663+	DS	FD		gap	
0000FC20	00000000 00000000			14664+V10302	DS	XL16		V1 output	
0000FC28	00000000 00000000								
				14665+	DS	FD		gap	
				14666+*					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000FC30				14667+X302	DS	0F			
0000FC30	B982 0011			14668+	XGR	R1,R1			
0000FC34	4110 8E94		00001094	14669+	LA	R1,V1FUDGE	load v1 fudge		
0000FC38	E711 0000 0006		00000000	14670+	VL	v1,0(R1)	use v21 to test decoder		
0000FC3E	E310 5010 0014		00000010	14671+	LGF	R1,V2ADDR	load v2 source		
0000FC44	E721 0000 0006		00000000	14672+	VL	v2,0(R1)	use v22 to test decoder		
0000FC4A	E310 5014 0014		00000014	14673+	LGF	R1,V3ADDR	load v3 source		
0000FC50	E731 0000 0006		00000000	14674+	VL	v3,0(R1)	use v23 to test decoder		
0000FC56	E310 5018 0014		00000018	14675+	LGF	R1,V4ADDR	load v4 source		
0000FC5C	E741 0000 0006		00000000	14676+	VL	v4,0(R1)	use v24 to test decoder		
0000FC62				14679+	DS	0H	E788 VEVAL		
0000FC62	E7			14680+	DC	X'E7'	- Vector Evaluate		
0000FC63	12			14681+	DC	X'12'	v1, v2		
0000FC64	30			14682+	DC	X'30'	v3, reserved		
0000FC65	6A			14683+	DC	HL1'106'	i5		
0000FC66	40			14684+	DC	x'40'	v4, RXB		
0000FC67	88			14685+	DC	X'88'			
0000FC68	E710 5030 000E		0000FC18	14687+	VST	V1,V10302	save v1 output		
0000FC6E	07FB			14688+	BR	R11	return		
0000FC70				14689+RE302	DC	0F	xl16 expected result		
0000FC70				14690+	DR0P	R5			
0000FC70	DDDDDDDD 33333333			14691	DC	XL16'DDDDDDDD 33333333 CCCCCCCC AAAAAAAA'	result		
0000FC78	CCCCCCCC AAAAAAAA								
0000FC80	33333333 55555555			14692	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0000FC88	66666666 99999999								
0000FC90	77777777 BBBB BBBB			14693	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0000FC98	DDDDDDDD EEEEEEEE								
0000FCA0	AAAAAAAA CCCCCCCC			14694	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
0000FCA8	33333333 55555555								
				14695					
				14696 * i5 = 107:	/*	01101 011 +++ */			
				14697	VRI_K	VEVAL,107			
0000FCB0				14698+	DS	0FD			
0000FCB0		0000FCB0		14699+	USING	*,R5	base for test data and test routine		
0000FCB0	0000FCF8			14700+T303	DC	A(X303)	address of test routine		
0000FCB4	012F			14701+	DC	H'303'	test number		
0000FCB6	00			14702+	DC	X'00'			
0000FCB7	6B			14703+	DC	HL1'107'	i5		
0000FCB8	E5C5E5C1 D3404040			14704+	DC	CL8'VEVAL'	instruction name		
0000FCC0	0000FD48			14705+	DC	A(RE303+16)	address of v2 source		
0000FCC4	0000FD58			14706+	DC	A(RE303+32)	address of v3 source		
0000FCC8	0000FD68			14707+	DC	A(RE303+48)	address of v4 source		
0000FCCC	00000010			14708+	DC	A(16)	result length		
0000FCD0	0000FD38			14709+REA303	DC	A(RE303)	result address		
0000FCD8	00000000 00000000			14710+	DS	FD	gap		
0000FCE0	00000000 00000000			14711+V10303	DS	XL16	V1 output		
0000FCE8	00000000 00000000								
0000FCF0	00000000 00000000			14712+	DS	FD	gap		
				14713+*					
0000FCF8				14714+X303	DS	0F			
0000FCF8	B982 0011			14715+	XGR	R1,R1			
0000FCFC	4110 8E94		00001094	14716+	LA	R1,V1FUDGE	load v1 fudge		
0000FD00	E711 0000 0006		00000000	14717+	VL	v1,0(R1)	use v21 to test decoder		
0000FD06	E310 5010 0014		00000010	14718+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000FD0C	E721 0000 0006		00000000	14719+	VL	v2,0(R1)	use v22 to test decoder	
0000FD12	E310 5014 0014		00000014	14720+	LGF	R1,V3ADDR	load v3 source	
0000FD18	E731 0000 0006		00000000	14721+	VL	v3,0(R1)	use v23 to test decoder	
0000FD1E	E310 5018 0014		00000018	14722+	LGF	R1,V4ADDR	load v4 source	
0000FD24	E741 0000 0006		00000000	14723+	VL	v4,0(R1)	use v24 to test decoder	
0000FD2A				14726+	DS	0H	E788 VEVAL	
0000FD2A	E7			14727+	DC	X'E7'	- Vector Evaluate	
0000FD2B	12			14728+	DC	X'12'	v1, v2	
0000FD2C	30			14729+	DC	X'30'	v3, reserved	
0000FD2D	6B			14730+	DC	HL1'107'	i5	
0000FD2E	40			14731+	DC	x'40'	v4, RXB	
0000FD2F	88			14732+	DC	X'88'		
0000FD30	E710 5030 000E		0000FCE0	14734+	VST	V1,V10303	save v1 output	
0000FD36	07FB			14735+	BR	R11	return	
0000FD38				14736+RE303	DC	0F	xl16 expected result	
0000FD38				14737+	DR0P	R5		
0000FD38	DDDDDDDD 99999999			14738	DC	XL16'DDDDDDDD 99999999 00000000 99999999'	result	
0000FD40	00000000 99999999							
0000FD48	33333333 55555555			14739	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
0000FD50	99999999 AAAAAAAA							
0000FD58	11111111 22222222			14740	DC	XL16'11111111 22222222 44444444 88888888'	v3	
0000FD60	44444444 88888888							
0000FD68	FFFFFFFF EEEEEEEE			14741	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
0000FD70	DDDDDDDD BBBB BBBB							
0000FD78				14742				
0000FD78				14743	VRI_K	VEVAL,107		
0000FD78				14744+	DS	0FD		
0000FD78	0000FDC0	0000FD78		14745+	USING	*,R5	base for test data and test routine	
0000FD78				14746+T304	DC	A(X304)	address of test routine	
0000FD7C	0130			14747+	DC	H'304'	test number	
0000FD7E	00			14748+	DC	X'00'		
0000FD7F	6B			14749+	DC	HL1'107'	i5	
0000FD80	E5C5E5C1 D3404040			14750+	DC	CL8'VEVAL'	instruction name	
0000FD88	0000FE10			14751+	DC	A(RE304+16)	address of v2 source	
0000FD8C	0000FE20			14752+	DC	A(RE304+32)	address of v3 source	
0000FD90	0000FE30			14753+	DC	A(RE304+48)	address of v4 source	
0000FD94	00000010			14754+	DC	A(16)	result length	
0000FD98	0000FE00			14755+REA304	DC	A(RE304)	result address	
0000FDA0	00000000 00000000			14756+	DS	FD	gap	
0000FDA8	00000000 00000000			14757+V10304	DS	XL16	V1 output	
0000FDB0	00000000 00000000							
0000FDB8	00000000 00000000			14758+	DS	FD	gap	
0000FDC0				14759+*				
0000FDC0	B982 0011			14760+X304	DS	0F		
0000FDC4	4110 8E94		00001094	14761+	XGR	R1,R1		
0000FDC8	E711 0000 0006		00000000	14762+	LA	R1,V1FUDGE	load v1 fudge	
0000FDCE	E310 5010 0014		00000010	14763+	VL	v1,0(R1)	use v21 to test decoder	
0000FDD4	E721 0000 0006		00000000	14764+	LGF	R1,V2ADDR	load v2 source	
0000FDDA	E310 5014 0014		00000014	14765+	VL	v2,0(R1)	use v22 to test decoder	
0000FDE0	E731 0000 0006		00000000	14766+	LGF	R1,V3ADDR	load v3 source	
0000FDE6	E310 5018 0014		00000018	14767+	VL	v3,0(R1)	use v23 to test decoder	
0000FDEC	E741 0000 0006		00000000	14768+	LGF	R1,V4ADDR	load v4 source	
				14769+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000FDF2				14772+	DS	0H		E788 VEVAL	
0000FDF2	E7			14773+	DC	X'E7'		- Vector Evaluate	
0000FDF3	12			14774+	DC	X'12'		v1, v2	
0000FDF4	30			14775+	DC	X'30'		v3, reserved	
0000FDF5	6B			14776+	DC	HL1'107'		i5	
0000FDF6	40			14777+	DC	x'40'		v4, RXB	
0000FDF7	88			14778+	DC	X'88'			
0000FDF8	E710 5030 000E		0000FDA8	14780+	VST	V1,V10304		save v1 output	
0000FDFE	07FB			14781+	BR	R11		return	
0000FE00				14782+RE304	DC	0F		xl16 expected result	
0000FE00				14783+	DR0P	R5			
0000FE00	FFFFFFFF 33333333			14784	DC	XL16'FFFFFFFF 33333333 CCCCCCCC AAAAAAAA'		result	
0000FE08	CCCCCCCC AAAAAAAA								
0000FE10	33333333 55555555			14785	DC	XL16'33333333 55555555 66666666 99999999'		v2	
0000FE18	66666666 99999999								
0000FE20	77777777 BBBB BBBB			14786	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
0000FE28	DDDDDDDD EEEEEEEE								
0000FE30	AAAAAAA CCCCCC			14787	DC	XL16'AAAAAAA CCCCCC 33333333 55555555'		v4	
0000FE38	33333333 55555555								
				14788					
				14789 * i5 = 108:		/* 01101 100 +++ */			
				14790	VRI_K	VEVAL,108			
0000FE40				14791+	DS	0FD			
0000FE40		0000FE40		14792+	USING	*,R5		base for test data and test routine	
0000FE40	0000FE88			14793+T305	DC	A(X305)		address of test routine	
0000FE44	0131			14794+	DC	H'305'		test number	
0000FE46	00			14795+	DC	X'00'			
0000FE47	6C			14796+	DC	HL1'108'		i5	
0000FE48	E5C5E5C1 D3404040			14797+	DC	CL8'VEVAL'		instruction name	
0000FE50	0000FED8			14798+	DC	A(RE305+16)		address of v2 source	
0000FE54	0000FEE8			14799+	DC	A(RE305+32)		address of v3 source	
0000FE58	0000FEF8			14800+	DC	A(RE305+48)		address of v4 source	
0000FE5C	00000010			14801+	DC	A(16)		result length	
0000FE60	0000FEC8			14802+REA305	DC	A(RE305)		result address	
0000FE68	00000000 00000000			14803+	DS	FD		gap	
0000FE70	00000000 00000000			14804+V10305	DS	XL16		V1 output	
0000FE78	00000000 00000000								
0000FE80	00000000 00000000			14805+	DS	FD		gap	
				14806+*					
0000FE88				14807+X305	DS	0F			
0000FE88	B982 0011			14808+	XGR	R1,R1			
0000FE8C	4110 8E94		00001094	14809+	LA	R1,V1FUDGE		load v1 fudge	
0000FE90	E711 0000 0006		00000000	14810+	VL	v1,0(R1)		use v21 to test decoder	
0000FE96	E310 5010 0014		00000010	14811+	LGF	R1,V2ADDR		load v2 source	
0000FE9C	E721 0000 0006		00000000	14812+	VL	v2,0(R1)		use v22 to test decoder	
0000FEA2	E310 5014 0014		00000014	14813+	LGF	R1,V3ADDR		load v3 source	
0000FEA8	E731 0000 0006		00000000	14814+	VL	v3,0(R1)		use v23 to test decoder	
0000FEAE	E310 5018 0014		00000018	14815+	LGF	R1,V4ADDR		load v4 source	
0000FEB4	E741 0000 0006		00000000	14816+	VL	v4,0(R1)		use v24 to test decoder	
0000FEBA				14819+	DS	0H		E788 VEVAL	
0000FEBA	E7			14820+	DC	X'E7'		- Vector Evaluate	
0000FEBB	12			14821+	DC	X'12'		v1, v2	
0000FEB C	30			14822+	DC	X'30'		v3, reserved	
0000FEBD	6C			14823+	DC	HL1'108'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000FEBE	40			14824+	DC	x'40'	v4, RXB		
0000FEBF	88			14825+	DC	X'88'			
0000FEC0	E710 5030 000E		0000FE70	14827+	VST	V1,V10305	save v1 output		
0000FEC6	07FB			14828+	BR	R11	return		
0000FEC8				14829+RE305	DC	0F	xl16 expected result		
0000FEC8				14830+	DROP	R5			
0000FEC8	EEEEEEEE DDDDDDDD			14831	DC	XL16'EEEEEEEE DDDDDDDD 99999999 33333333'	result		
0000FED0	99999999 33333333								
0000FED8	33333333 55555555			14832	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
0000FEE0	99999999 AAAAAAAA								
0000FEE8	11111111 22222222			14833	DC	XL16'11111111 22222222 44444444 88888888'	v3		
0000FEF0	44444444 88888888								
0000FEF8	FFFFFFFF EEEEEEEE			14834	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
0000FF00	DDDDDDDD BBBB BBBB								
				14835					
				14836	VRI_K	VEVAL,108			
0000FF08				14837+	DS	0FD			
0000FF08		0000FF08		14838+	USING	*,R5	base for test data and test routine		
0000FF08	0000FF50			14839+T306	DC	A(X306)	address of test routine		
0000FF0C	0132			14840+	DC	H'306'	test number		
0000FF0E	00			14841+	DC	X'00'			
0000FF0F	6C			14842+	DC	HL1'108'	i5		
0000FF10	E5C5E5C1 D3404040			14843+	DC	CL8'VEVAL'	instruction name		
0000FF18	0000FFA0			14844+	DC	A(RE306+16)	address of v2 source		
0000FF1C	0000FFB0			14845+	DC	A(RE306+32)	address of v3 source		
0000FF20	0000FFC0			14846+	DC	A(RE306+48)	address of v4 source		
0000FF24	00000010			14847+	DC	A(16)	result length		
0000FF28	0000FF90			14848+REA306	DC	A(RE306)	result address		
0000FF30	00000000 00000000			14849+	DS	FD	gap		
0000FF38	00000000 00000000			14850+V10306	DS	XL16	V1 output		
0000FF40	00000000 00000000								
0000FF48	00000000 00000000			14851+	DS	FD	gap		
				14852+*					
0000FF50				14853+X306	DS	0F			
0000FF50	B982 0011			14854+	XGR	R1,R1			
0000FF54	4110 8E94		00001094	14855+	LA	R1,V1FUDGE	load v1 fudge		
0000FF58	E711 0000 0006		00000000	14856+	VL	v1,0(R1)	use v21 to test decoder		
0000FF5E	E310 5010 0014		00000010	14857+	LGF	R1,V2ADDR	load v2 source		
0000FF64	E721 0000 0006		00000000	14858+	VL	v2,0(R1)	use v22 to test decoder		
0000FF6A	E310 5014 0014		00000014	14859+	LGF	R1,V3ADDR	load v3 source		
0000FF70	E731 0000 0006		00000000	14860+	VL	v3,0(R1)	use v23 to test decoder		
0000FF76	E310 5018 0014		00000018	14861+	LGF	R1,V4ADDR	load v4 source		
0000FF7C	E741 0000 0006		00000000	14862+	VL	v4,0(R1)	use v24 to test decoder		
0000FF82				14865+	DS	0H	E788 VEVAL		
0000FF82	E7			14866+	DC	X'E7'	- Vector Evaluate		
0000FF83	12			14867+	DC	X'12'	v1, v2		
0000FF84	30			14868+	DC	X'30'	v3, reserved		
0000FF85	6C			14869+	DC	HL1'108'	i5		
0000FF86	40			14870+	DC	x'40'	v4, RXB		
0000FF87	88			14871+	DC	X'88'			
0000FF88	E710 5030 000E		0000FF38	14873+	VST	V1,V10306	save v1 output		
0000FF8E	07FB			14874+	BR	R11	return		
0000FF90				14875+RE306	DC	0F	xl16 expected result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000FF90				14876+	DROP	R5			
0000FF90	CCCCCCCC	66666666		14877	DC	XL16'	CCCCCCCC 66666666 AAAAAAAA 33333333'	result	
0000FF98	AAAAAAAA	33333333							
0000FFA0	33333333	55555555		14878	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
0000FFA8	66666666	99999999							
0000FFB0	77777777	BBBBBBBB		14879	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
0000FFB8	DDDDDDDD	EEEEEEEE							
0000FFC0	AAAAAAAA	CCCCCCCC		14880	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
0000FFC8	33333333	55555555							
				14881					
				14882	* i5 = 109: /* 01101 101 +++ */				
				14883	VRI_K	VEVAL,109			
0000FFD0				14884+	DS	0FD			
0000FFD0		0000FFD0		14885+	USING	*,R5		base for test data and test routine	
0000FFD0	00010018			14886+T307	DC	A(X307)		address of test routine	
0000FFD4	0133			14887+	DC	H'307'		test number	
0000FFD6	00			14888+	DC	X'00'			
0000FFD7	6D			14889+	DC	HL1'109'		i5	
0000FFD8	E5C5E5C1	D3404040		14890+	DC	CL8'VEVAL'		instruction name	
0000FFE0	00010068			14891+	DC	A(RE307+16)		address of v2 source	
0000FFE4	00010078			14892+	DC	A(RE307+32)		address of v3 source	
0000FFE8	00010088			14893+	DC	A(RE307+48)		address of v4 source	
0000FFEC	00000010			14894+	DC	A(16)		result length	
0000FFF0	00010058			14895+REA307	DC	A(RE307)		result address	
0000FFF8	00000000	00000000		14896+	DS	FD		gap	
00010000	00000000	00000000		14897+V10307	DS	XL16		V1 output	
00010008	00000000	00000000							
00010010	00000000	00000000		14898+	DS	FD		gap	
				14899+*					
00010018				14900+X307	DS	0F			
00010018	B982 0011			14901+	XGR	R1,R1			
0001001C	4110 8E94		00001094	14902+	LA	R1,V1FUDGE		load v1 fudge	
00010020	E711 0000 0006		00000000	14903+	VL	v1,0(R1)		use v21 to test decoder	
00010026	E310 5010 0014		00000010	14904+	LGF	R1,V2ADDR		load v2 source	
0001002C	E721 0000 0006		00000000	14905+	VL	v2,0(R1)		use v22 to test decoder	
00010032	E310 5014 0014		00000014	14906+	LGF	R1,V3ADDR		load v3 source	
00010038	E731 0000 0006		00000000	14907+	VL	v3,0(R1)		use v23 to test decoder	
0001003E	E310 5018 0014		00000018	14908+	LGF	R1,V4ADDR		load v4 source	
00010044	E741 0000 0006		00000000	14909+	VL	v4,0(R1)		use v24 to test decoder	
0001004A				14912+	DS	0H		E788 VEVAL	
0001004A	E7			14913+	DC	X'E7'		- Vector Evaluate	
0001004B	12			14914+	DC	X'12'		v1, v2	
0001004C	30			14915+	DC	X'30'		v3, reserved	
0001004D	6D			14916+	DC	HL1'109'		i5	
0001004E	40			14917+	DC	x'40'		v4, RXB	
0001004F	88			14918+	DC	X'88'			
00010050	E710 5030 000E		00010000	14920+	VST	V1,V10307		save v1 output	
00010056	07FB			14921+	BR	R11		return	
00010058				14922+RE307	DC	0F		xl16 expected result	
00010058				14923+	DROP	R5			
00010058	FFFFFFFF	DDDDDDDD		14924	DC	XL16'	FFFFFFFF DDDDDDDD 99999999 BBBBBBBB'	result	
00010060	99999999	BBBBBBBB							
00010068	33333333	55555555		14925	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00010070	99999999	AAAAAAAA							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00010078	11111111 22222222			14926	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00010080	44444444 88888888								
00010088	FFFFFFFF EEEEEEEE			14927	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00010090	DDDDDDDD BBBBBBBB								
				14928					
00010098				14929	VRI_K	VEVAL, 109			
00010098		00010098		14930+	DS	0FD			
00010098	000100E0			14931+	USING	*, R5	base for test data and test routine		
00010098	0134			14932+T308	DC	A(X308)	address of test routine		
0001009C	0134			14933+	DC	H'308'	test number		
0001009E	00			14934+	DC	X'00'			
0001009F	6D			14935+	DC	HL1'109'	i5		
000100A0	E5C5E5C1 D3404040			14936+	DC	CL8'VEVAL'	instruction name		
000100A8	00010130			14937+	DC	A(RE308+16)	address of v2 source		
000100AC	00010140			14938+	DC	A(RE308+32)	address of v3 source		
000100B0	00010150			14939+	DC	A(RE308+48)	address of v4 source		
000100B4	00000010			14940+	DC	A(16)	result length		
000100B8	00010120			14941+REA308	DC	A(RE308)	result address		
000100C0	00000000 00000000			14942+	DS	FD	gap		
000100C8	00000000 00000000			14943+V10308	DS	XL16	V1 output		
000100D0	00000000 00000000								
000100D8	00000000 00000000			14944+	DS	FD	gap		
				14945+*					
000100E0				14946+X308	DS	0F			
000100E0	B982 0011			14947+	XGR	R1, R1			
000100E4	4110 8E94		00001094	14948+	LA	R1, V1FUDGE	load v1 fudge		
000100E8	E711 0000 0006		00000000	14949+	VL	v1, 0(R1)	use v21 to test decoder		
000100EE	E310 5010 0014		00000010	14950+	LGF	R1, V2ADDR	load v2 source		
000100F4	E721 0000 0006		00000000	14951+	VL	v2, 0(R1)	use v22 to test decoder		
000100FA	E310 5014 0014		00000014	14952+	LGF	R1, V3ADDR	load v3 source		
00010100	E731 0000 0006		00000000	14953+	VL	v3, 0(R1)	use v23 to test decoder		
00010106	E310 5018 0014		00000018	14954+	LGF	R1, V4ADDR	load v4 source		
0001010C	E741 0000 0006		00000000	14955+	VL	v4, 0(R1)	use v24 to test decoder		
00010112				14958+	DS	0H	E788 VEVAL		
00010112	E7			14959+	DC	X'E7'	- Vector Evaluate		
00010113	12			14960+	DC	X'12'	v1, v2		
00010114	30			14961+	DC	X'30'	v3, reserved		
00010115	6D			14962+	DC	HL1'109'	i5		
00010116	40			14963+	DC	x'40'	v4, RXB		
00010117	88			14964+	DC	X'88'			
00010118	E710 5030 000E		000100C8	14966+	VST	V1, V10308	save v1 output		
0001011E	07FB			14967+	BR	R11	return		
00010120				14968+RE308	DC	0F	xl16 expected result		
00010120				14969+	DROP	R5			
00010120	EEEEEEEE 66666666			14970	DC	XL16'	EEEEEEEE 66666666 AAAAAAAA 33333333'	result	
00010128	AAAAAAAA 33333333								
00010130	33333333 55555555			14971	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00010138	66666666 99999999								
00010140	77777777 BBBBBBBB			14972	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00010148	DDDDDDDD EEEEEEEE								
00010150	AAAAAAAA CCCCCCCC			14973	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00010158	33333333 55555555								
				14974					
				14975	*	i5 = 110:	/* 01101 110 +++ */		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				14976	VRI_K	VEVAL, 110			
00010160				14977+	DS	0FD			
00010160		00010160		14978+	USING	*, R5		base for test data and test routine	
00010160	000101A8			14979+T309	DC	A(X309)		address of test routine	
00010164	0135			14980+	DC	H'309'		test number	
00010166	00			14981+	DC	X'00'			
00010167	6E			14982+	DC	HL1'110'		i5	
00010168	E5C5E5C1 D3404040			14983+	DC	CL8'VEVAL'		instruction name	
00010170	000101F8			14984+	DC	A(RE309+16)		address of v2 source	
00010174	00010208			14985+	DC	A(RE309+32)		address of v3 source	
00010178	00010218			14986+	DC	A(RE309+48)		address of v4 source	
0001017C	00000010			14987+	DC	A(16)		result length	
00010180	000101E8			14988+REA309	DC	A(RE309)		result address	
00010188	00000000 00000000			14989+	DS	FD		gap	
00010190	00000000 00000000			14990+V10309	DS	XL16		V1 output	
00010198	00000000 00000000								
000101A0	00000000 00000000			14991+	DS	FD		gap	
				14992+*					
000101A8				14993+X309	DS	0F			
000101A8	B982 0011			14994+	XGR	R1, R1			
000101AC	4110 8E94		00001094	14995+	LA	R1, V1FUDGE		load v1 fudge	
000101B0	E711 0000 0006		00000000	14996+	VL	v1, 0(R1)		use v21 to test decoder	
000101B6	E310 5010 0014		00000010	14997+	LGF	R1, V2ADDR		load v2 source	
000101BC	E721 0000 0006		00000000	14998+	VL	v2, 0(R1)		use v22 to test decoder	
000101C2	E310 5014 0014		00000014	14999+	LGF	R1, V3ADDR		load v3 source	
000101C8	E731 0000 0006		00000000	15000+	VL	v3, 0(R1)		use v23 to test decoder	
000101CE	E310 5018 0014		00000018	15001+	LGF	R1, V4ADDR		load v4 source	
000101D4	E741 0000 0006		00000000	15002+	VL	v4, 0(R1)		use v24 to test decoder	
000101DA				15005+	DS	0H		E788 VEVAL	
000101DA	E7			15006+	DC	X'E7'		- Vector Evaluate	
000101DB	12			15007+	DC	X'12'		v1, v2	
000101DC	30			15008+	DC	X'30'		v3, reserved	
000101DD	6E			15009+	DC	HL1'110'		i5	
000101DE	40			15010+	DC	x'40'		v4, RXB	
000101DF	88			15011+	DC	X'88'			
000101E0	E710 5030 000E		00010190	15013+	VST	V1, V10309		save v1 output	
000101E6	07FB			15014+	BR	R11		return	
000101E8				15015+RE309	DC	0F		xl16 expected result	
000101E8				15016+	DROP	R5			
000101E8	EEEEEEEE DDDDDDDD			15017	DC	XL16'EEEEEEEE DDDDDDDD 99999999 33333333'		result	
000101F0	99999999 33333333								
000101F8	33333333 55555555			15018	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00010200	99999999 AAAAAAAA								
00010208	11111111 22222222			15019	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00010210	44444444 88888888								
00010218	FFFFFFFF EEEEEEEE			15020	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
00010220	DDDDDDDD BBBB BBBB								
				15021					
00010228				15022	VRI_K	VEVAL, 110			
00010228		00010228		15023+	DS	0FD			
00010228	00010270			15024+	USING	*, R5		base for test data and test routine	
0001022C	0136			15025+T310	DC	A(X310)		address of test routine	
0001022E	00			15026+	DC	H'310'		test number	
				15027+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0001022F	6E			15028+	DC	HL1'110'	i5
00010230	E5C5E5C1 D3404040			15029+	DC	CL8'VEVAL'	instruction name
00010238	000102C0			15030+	DC	A(RE310+16)	address of v2 source
0001023C	000102D0			15031+	DC	A(RE310+32)	address of v3 source
00010240	000102E0			15032+	DC	A(RE310+48)	address of v4 source
00010244	00000010			15033+	DC	A(16)	result length
00010248	000102B0			15034+REA310	DC	A(RE310)	result address
00010250	00000000 00000000			15035+	DS	FD	gap
00010258	00000000 00000000			15036+V10310	DS	XL16	V1 output
00010260	00000000 00000000						
00010268	00000000 00000000			15037+	DS	FD	gap
				15038+*			
00010270				15039+X310	DS	0F	
00010270	B982 0011			15040+	XGR	R1,R1	
00010274	4110 8E94		00001094	15041+	LA	R1,V1FUDGE	load v1 fudge
00010278	E711 0000 0006		00000000	15042+	VL	v1,0(R1)	use v21 to test decoder
0001027E	E310 5010 0014		00000010	15043+	LGF	R1,V2ADDR	load v2 source
00010284	E721 0000 0006		00000000	15044+	VL	v2,0(R1)	use v22 to test decoder
0001028A	E310 5014 0014		00000014	15045+	LGF	R1,V3ADDR	load v3 source
00010290	E731 0000 0006		00000000	15046+	VL	v3,0(R1)	use v23 to test decoder
00010296	E310 5018 0014		00000018	15047+	LGF	R1,V4ADDR	load v4 source
0001029C	E741 0000 0006		00000000	15048+	VL	v4,0(R1)	use v24 to test decoder
000102A2				15051+	DS	0H	E788 VEVAL
000102A2	E7			15052+	DC	X'E7'	- Vector Evaluate
000102A3	12			15053+	DC	X'12'	v1, v2
000102A4	30			15054+	DC	X'30'	v3, reserved
000102A5	6E			15055+	DC	HL1'110'	i5
000102A6	40			15056+	DC	x'40'	v4, RXB
000102A7	88			15057+	DC	X'88'	
000102A8	E710 5030 000E		00010258	15059+	VST	V1,V10310	save v1 output
000102AE	07FB			15060+	BR	R11	return
000102B0				15061+RE310	DC	0F	xl16 expected result
000102B0				15062+	DROP	R5	
000102B0	DDDDDDDD 77777777			15063	DC	XL16'DDDDDDDD 77777777 EEEEEEEE BBBB BBBB'	result
000102B8	EEEEEEEE BBBB BBBB						
000102C0	33333333 55555555			15064	DC	XL16'33333333 55555555 66666666 99999999'	v2
000102C8	66666666 99999999						
000102D0	77777777 BBBB BBBB			15065	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
000102D8	DDDDDDDD EEEEEEEE						
000102E0	AAAAAAAA CCCCCCCC			15066	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
000102E8	33333333 55555555						
				15067			
				15068			
				15069 * Row 14			
				15070 * i5 = 114:		/* 01110 010 +++ */	
				15071	VRI_K	VEVAL,114	
000102F0				15072+	DS	0FD	
000102F0		000102F0		15073+	USING	*,R5	base for test data and test routine
000102F0	00010338			15074+T311	DC	A(X311)	address of test routine
000102F4	0137			15075+	DC	H'311'	test number
000102F6	00			15076+	DC	X'00'	
000102F7	72			15077+	DC	HL1'114'	i5
000102F8	E5C5E5C1 D3404040			15078+	DC	CL8'VEVAL'	instruction name
00010300	00010388			15079+	DC	A(RE311+16)	address of v2 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00010304	00010398			15080+	DC	A(RE311+32)	address of v3 source	
00010308	000103A8			15081+	DC	A(RE311+48)	address of v4 source	
0001030C	00000010			15082+	DC	A(16)	result length	
00010310	00010378			15083+REA311	DC	A(RE311)	result address	
00010318	00000000 00000000			15084+	DS	FD	gap	
00010320	00000000 00000000			15085+V10311	DS	XL16	V1 output	
00010328	00000000 00000000							
00010330	00000000 00000000			15086+	DS	FD	gap	
				15087+*				
00010338				15088+X311	DS	0F		
00010338	B982 0011			15089+	XGR	R1, R1		
0001033C	4110 8E94		00001094	15090+	LA	R1, V1FUDGE	load v1 fudge	
00010340	E711 0000 0006		00000000	15091+	VL	v1, 0(R1)	use v21 to test decoder	
00010346	E310 5010 0014		00000010	15092+	LGF	R1, V2ADDR	load v2 source	
0001034C	E721 0000 0006		00000000	15093+	VL	v2, 0(R1)	use v22 to test decoder	
00010352	E310 5014 0014		00000014	15094+	LGF	R1, V3ADDR	load v3 source	
00010358	E731 0000 0006		00000000	15095+	VL	v3, 0(R1)	use v23 to test decoder	
0001035E	E310 5018 0014		00000018	15096+	LGF	R1, V4ADDR	load v4 source	
00010364	E741 0000 0006		00000000	15097+	VL	v4, 0(R1)	use v24 to test decoder	
0001036A				15100+	DS	0H	E788 VEVAL	
0001036A	E7			15101+	DC	X'E7'	- Vector Evaluate	
0001036B	12			15102+	DC	X'12'	v1, v2	
0001036C	30			15103+	DC	X'30'	v3, reserved	
0001036D	72			15104+	DC	HL1'114'	i5	
0001036E	40			15105+	DC	x'40'	v4, RXB	
0001036F	88			15106+	DC	X'88'		
00010370	E710 5030 000E		00010320	15108+	VST	V1, V10311	save v1 output	
00010376	07FB			15109+	BR	R11	return	
00010378				15110+RE311	DC	0F	xl16 expected result	
00010378				15111+	DROP	R5		
00010378	CCCCCCCC AAAAAAAAAA			15112	DC	XL16'CCCCCCCC AAAAAAAAAA 44444444 11111111'	result	
00010380	44444444 11111111							
00010388	33333333 55555555			15113	DC	XL16'33333333 55555555 99999999 AAAAAAAAAA'	v2	
00010390	99999999 AAAAAAAAAA							
00010398	11111111 22222222			15114	DC	XL16'11111111 22222222 44444444 88888888'	v3	
000103A0	44444444 88888888							
000103A8	FFFFFFFF EEEEEEEE			15115	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
000103B0	DDDDDDDD BBBB BBBB							
				15116				
000103B8				15117	VRI_K	VEVAL, 114		
000103B8		000103B8		15118+	DS	0FD		
000103B8	00010400			15119+	USING	*, R5	base for test data and test routine	
000103BC	0138			15120+T312	DC	A(X312)	address of test routine	
000103BE	00			15121+	DC	H'312'	test number	
000103BF	72			15122+	DC	X'00'		
000103C0	E5C5E5C1 D3404040			15123+	DC	HL1'114'	i5	
000103C8	00010450			15124+	DC	CL8'VEVAL'	instruction name	
000103CC	00010460			15125+	DC	A(RE312+16)	address of v2 source	
000103D0	00010470			15126+	DC	A(RE312+32)	address of v3 source	
000103D4	00000010			15127+	DC	A(RE312+48)	address of v4 source	
000103D8	00010440			15128+	DC	A(16)	result length	
000103E0	00000000 00000000			15129+REA312	DC	A(RE312)	result address	
000103E8	00000000 00000000			15130+	DS	FD	gap	
				15131+V10312	DS	XL16	V1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000103F0	00000000 00000000								
000103F8	00000000 00000000			15132+	DS	FD	gap		
				15133+*					
00010400				15134+X312	DS	0F			
00010400	B982 0011			15135+	XGR	R1,R1			
00010404	4110 8E94		00001094	15136+	LA	R1,V1FUDGE	load v1 fudge		
00010408	E711 0000 0006		00000000	15137+	VL	v1,0(R1)	use v21 to test decoder		
0001040E	E310 5010 0014		00000010	15138+	LGF	R1,V2ADDR	load v2 source		
00010414	E721 0000 0006		00000000	15139+	VL	v2,0(R1)	use v22 to test decoder		
0001041A	E310 5014 0014		00000014	15140+	LGF	R1,V3ADDR	load v3 source		
00010420	E731 0000 0006		00000000	15141+	VL	v3,0(R1)	use v23 to test decoder		
00010426	E310 5018 0014		00000018	15142+	LGF	R1,V4ADDR	load v4 source		
0001042C	E741 0000 0006		00000000	15143+	VL	v4,0(R1)	use v24 to test decoder		
00010432				15146+	DS	0H	E788 VEVAL		
00010432	E7			15147+	DC	X'E7'	- Vector Evaluate		
00010433	12			15148+	DC	X'12'	v1, v2		
00010434	30			15149+	DC	X'30'	v3, reserved		
00010435	72			15150+	DC	HL1'114'	i5		
00010436	40			15151+	DC	x'40'	v4, RXB		
00010437	88			15152+	DC	X'88'			
00010438	E710 5030 000E		000103E8	15154+	VST	V1,V10312	save v1 output		
0001043E	07FB			15155+	BR	R11	return		
00010440				15156+RE312	DC	0F	xl16 expected result		
00010440				15157+	DROP	R5			
00010440	DDDDDDDD BBBB BBBB			15158	DC	XL16'DDDDDDDD BBBB BBBB DDDDDDDD EEEEEEEE'	result		
00010448	DDDDDDDD EEEEEEEE								
00010450	33333333 55555555			15159	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00010458	66666666 99999999								
00010460	77777777 BBBB BBBB			15160	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00010468	DDDDDDDD EEEEEEEE								
00010470	AAAAAAAA CCCCCCCC			15161	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00010478	33333333 55555555								
				15162					
				15163 * i5 = 116:	/*	01110 100 +++ */			
				15164	VRI_K	VEVAL,116			
00010480				15165+	DS	0FD			
00010480		00010480		15166+	USING	*,R5	base for test data and test routine		
00010480	000104C8			15167+T313	DC	A(X313)	address of test routine		
00010484	0139			15168+	DC	H'313'	test number		
00010486	00			15169+	DC	X'00'			
00010487	74			15170+	DC	HL1'116'	i5		
00010488	E5C5E5C1 D3404040			15171+	DC	CL8'VEVAL'	instruction name		
00010490	00010518			15172+	DC	A(RE313+16)	address of v2 source		
00010494	00010528			15173+	DC	A(RE313+32)	address of v3 source		
00010498	00010538			15174+	DC	A(RE313+48)	address of v4 source		
0001049C	00000010			15175+	DC	A(16)	result length		
000104A0	00010508			15176+REA313	DC	A(RE313)	result address		
000104A8	00000000 00000000			15177+	DS	FD	gap		
000104B0	00000000 00000000			15178+V10313	DS	XL16	V1 output		
000104B8	00000000 00000000								
000104C0	00000000 00000000			15179+	DS	FD	gap		
				15180+*					
000104C8				15181+X313	DS	0F			
000104C8	B982 0011			15182+	XGR	R1,R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000104CC	4110 8E94		00001094	15183+	LA	R1,V1FUDGE	load v1 fudge
000104D0	E711 0000 0006		00000000	15184+	VL	v1,0(R1)	use v21 to test decoder
000104D6	E310 5010 0014		00000010	15185+	LGF	R1,V2ADDR	load v2 source
000104DC	E721 0000 0006		00000000	15186+	VL	v2,0(R1)	use v22 to test decoder
000104E2	E310 5014 0014		00000014	15187+	LGF	R1,V3ADDR	load v3 source
000104E8	E731 0000 0006		00000000	15188+	VL	v3,0(R1)	use v23 to test decoder
000104EE	E310 5018 0014		00000018	15189+	LGF	R1,V4ADDR	load v4 source
000104F4	E741 0000 0006		00000000	15190+	VL	v4,0(R1)	use v24 to test decoder
000104FA				15193+	DS	0H	E788 VEVAL
000104FA	E7			15194+	DC	X'E7'	- Vector Evaluate
000104FB	12			15195+	DC	X'12'	v1, v2
000104FC	30			15196+	DC	X'30'	v3, reserved
000104FD	74			15197+	DC	HL1'116'	i5
000104FE	40			15198+	DC	x'40'	v4, RXB
000104FF	88			15199+	DC	X'88'	
00010500	E710 5030 000E		000104B0	15201+	VST	V1,V10313	save v1 output
00010506	07FB			15202+	BR	R11	return
00010508				15203+RE313	DC	0F	xl16 expected result
00010508				15204+	DROP	R5	
00010508	EEEEEEEE EEEEEEEE			15205	DC	XL16'EEEEEEEE EEEEEEEE DDDDDDDD 33333333'	result
00010510	DDDDDDDD 33333333						
00010518	33333333 55555555			15206	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00010520	99999999 AAAAAAAA						
00010528	11111111 22222222			15207	DC	XL16'11111111 22222222 44444444 88888888'	v3
00010530	44444444 88888888						
00010538	FFFFFFFF EEEEEEEE			15208	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00010540	DDDDDDDD BBBB BBBB						
00010548				15209			
00010548				15210	VRI_K	VEVAL,116	
00010548		00010548		15211+	DS	0FD	
00010548	00010590			15212+	USING	*,R5	base for test data and test routine
0001054C	013A			15213+T314	DC	A(X314)	address of test routine
0001054E	00			15214+	DC	H'314'	test number
0001054F	74			15215+	DC	X'00'	
00010550	E5C5E5C1 D3404040			15216+	DC	HL1'116'	i5
00010558	000105E0			15217+	DC	CL8'VEVAL'	instruction name
0001055C	000105F0			15218+	DC	A(RE314+16)	address of v2 source
00010560	00010600			15219+	DC	A(RE314+32)	address of v3 source
00010564	00000010			15220+	DC	A(RE314+48)	address of v4 source
00010568	000105D0			15221+	DC	A(16)	result length
00010570	00000000 00000000			15222+REA314	DC	A(RE314)	result address
00010578	00000000 00000000			15223+	DS	FD	gap
00010580	00000000 00000000			15224+V10314	DS	XL16	V1 output
00010588	00000000 00000000						
00010590				15225+	DS	FD	gap
00010590				15226+*			
00010590	B982 0011			15227+X314	DS	0F	
00010594	4110 8E94		00001094	15228+	XGR	R1,R1	
00010598	E711 0000 0006		00000000	15229+	LA	R1,V1FUDGE	load v1 fudge
0001059E	E310 5010 0014		00000010	15230+	VL	v1,0(R1)	use v21 to test decoder
000105A4	E721 0000 0006		00000000	15231+	LGF	R1,V2ADDR	load v2 source
000105AA	E310 5014 0014		00000014	15232+	VL	v2,0(R1)	use v22 to test decoder
000105B0	E731 0000 0006		00000000	15233+	LGF	R1,V3ADDR	load v3 source
				15234+	VL	v3,0(R1)	use v23 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000105B6	E310 5018 0014		00000018	15235+	LGF	R1,V4ADDR	load v4 source	
000105BC	E741 0000 0006		00000000	15236+	VL	v4,0(R1)	use v24 to test decoder	
000105C2				15239+	DS	0H	E788 VEVAL	
000105C2	E7			15240+	DC	X'E7'	- Vector Evaluate	
000105C3	12			15241+	DC	X'12'	v1, v2	
000105C4	30			15242+	DC	X'30'	v3, reserved	
000105C5	74			15243+	DC	HL1'116'	i5	
000105C6	40			15244+	DC	x'40'	v4, RXB	
000105C7	88			15245+	DC	X'88'		
000105C8	E710 5030 000E		00010578	15247+	VST	V1,V10314	save v1 output	
000105CE	07FB			15248+	BR	R11	return	
000105D0				15249+RE314	DC	0F	xl16 expected result	
000105D0				15250+	DR0P	R5		
000105D0	CCCCCCCC EEEEEEEE			15251	DC	XL16'CCCCCCCC EEEEEEEE BBBBBBBBB 77777777'	result	
000105D8	BBBBBBBBB 77777777							
000105E0	33333333 55555555			15252	DC	XL16'33333333 55555555 66666666 99999999'	v2	
000105E8	66666666 99999999							
000105F0	77777777 BBBBBBBBB			15253	DC	XL16'77777777 BBBBBBBBB DDDDDDDD EEEEEEEE'	v3	
000105F8	DDDDDDDD EEEEEEEE							
00010600	AAAAAAAA CCCCCCCC			15254	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00010608	33333333 55555555							
00010610				15255				
00010610				15256 * i5 = 117:		/* 01110 101 +++ */		
00010610				15257	VRI_K	VEVAL,117		
00010610		00010610		15258+	DS	0FD		
00010610	00010658			15259+	USING	*,R5	base for test data and test routine	
00010614	013B			15260+T315	DC	A(X315)	address of test routine	
00010616	00			15261+	DC	H'315'	test number	
00010616	00			15262+	DC	X'00'		
00010617	75			15263+	DC	HL1'117'	i5	
00010618	E5C5E5C1 D3404040			15264+	DC	CL8'VEVAL'	instruction name	
00010620	000106A8			15265+	DC	A(RE315+16)	address of v2 source	
00010624	000106B8			15266+	DC	A(RE315+32)	address of v3 source	
00010628	000106C8			15267+	DC	A(RE315+48)	address of v4 source	
0001062C	00000010			15268+	DC	A(16)	result length	
00010630	00010698			15269+REA315	DC	A(RE315)	result address	
00010638	00000000 00000000			15270+	DS	FD	gap	
00010640	00000000 00000000			15271+V10315	DS	XL16	V1 output	
00010648	00000000 00000000							
00010650	00000000 00000000			15272+	DS	FD	gap	
00010658				15273+*				
00010658				15274+X315	DS	0F		
00010658	B982 0011			15275+	XGR	R1,R1		
0001065C	4110 8E94		00001094	15276+	LA	R1,V1FUDGE	load v1 fudge	
00010660	E711 0000 0006		00000000	15277+	VL	v1,0(R1)	use v21 to test decoder	
00010666	E310 5010 0014		00000010	15278+	LGF	R1,V2ADDR	load v2 source	
0001066C	E721 0000 0006		00000000	15279+	VL	v2,0(R1)	use v22 to test decoder	
00010672	E310 5014 0014		00000014	15280+	LGF	R1,V3ADDR	load v3 source	
00010678	E731 0000 0006		00000000	15281+	VL	v3,0(R1)	use v23 to test decoder	
0001067E	E310 5018 0014		00000018	15282+	LGF	R1,V4ADDR	load v4 source	
00010684	E741 0000 0006		00000000	15283+	VL	v4,0(R1)	use v24 to test decoder	
0001068A				15286+	DS	0H	E788 VEVAL	
0001068A	E7			15287+	DC	X'E7'	- Vector Evaluate	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0001068B	12			15288+	DC	X'12'		v1, v2	
0001068C	30			15289+	DC	X'30'		v3, reserved	
0001068D	75			15290+	DC	HL1'117'		i5	
0001068E	40			15291+	DC	x'40'		v4, RXB	
0001068F	88			15292+	DC	X'88'			
00010690	E710 5030 000E		00010640	15294+	VST	V1,V10315		save v1 output	
00010696	07FB			15295+	BR	R11		return	
00010698				15296+RE315	DC	0F		xl16 expected result	
00010698				15297+	DR0P	R5			
00010698	FFFFFFFF EEEEEEEE			15298	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		result	
000106A0	DDDDDDDD BBBBBBBB								
000106A8	33333333 55555555			15299	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
000106B0	99999999 AAAAAAAA								
000106B8	11111111 22222222			15300	DC	XL16'11111111 22222222 44444444 88888888'		v3	
000106C0	44444444 88888888								
000106C8	FFFFFFFF EEEEEEEE			15301	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
000106D0	DDDDDDDD BBBBBBBB								
				15302					
				15303	VRI_K	VEVAL, 117			
000106D8				15304+	DS	0FD			
000106D8		000106D8		15305+	USING	*,R5		base for test data and test routine	
000106D8	00010720			15306+T316	DC	A(X316)		address of test routine	
000106DC	013C			15307+	DC	H'316'		test number	
000106DE	00			15308+	DC	X'00'			
000106DF	75			15309+	DC	HL1'117'		i5	
000106E0	E5C5E5C1 D3404040			15310+	DC	CL8'VEVAL'		instruction name	
000106E8	00010770			15311+	DC	A(RE316+16)		address of v2 source	
000106EC	00010780			15312+	DC	A(RE316+32)		address of v3 source	
000106F0	00010790			15313+	DC	A(RE316+48)		address of v4 source	
000106F4	00000010			15314+	DC	A(16)		result length	
000106F8	00010760			15315+REA316	DC	A(RE316)		result address	
00010700	00000000 00000000			15316+	DS	FD		gap	
00010708	00000000 00000000			15317+V10316	DS	XL16		V1 output	
00010710	00000000 00000000								
00010718	00000000 00000000			15318+	DS	FD		gap	
				15319+*					
00010720				15320+X316	DS	0F			
00010720	B982 0011			15321+	XGR	R1,R1			
00010724	4110 8E94		00001094	15322+	LA	R1,V1FUDGE		load v1 fudge	
00010728	E711 0000 0006		00000000	15323+	VL	v1,0(R1)		use v21 to test decoder	
0001072E	E310 5010 0014		00000010	15324+	LGF	R1,V2ADDR		load v2 source	
00010734	E721 0000 0006		00000000	15325+	VL	v2,0(R1)		use v22 to test decoder	
0001073A	E310 5014 0014		00000014	15326+	LGF	R1,V3ADDR		load v3 source	
00010740	E731 0000 0006		00000000	15327+	VL	v3,0(R1)		use v23 to test decoder	
00010746	E310 5018 0014		00000018	15328+	LGF	R1,V4ADDR		load v4 source	
0001074C	E741 0000 0006		00000000	15329+	VL	v4,0(R1)		use v24 to test decoder	
00010752				15332+	DS	0H		E788 VEVAL	
00010752	E7			15333+	DC	X'E7'		- Vector Evaluate	
00010753	12			15334+	DC	X'12'		v1, v2	
00010754	30			15335+	DC	X'30'		v3, reserved	
00010755	75			15336+	DC	HL1'117'		i5	
00010756	40			15337+	DC	x'40'		v4, RXB	
00010757	88			15338+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00010758	E710 5030 000E		00010708	15340+	VST	V1,V10316	save v1 output	
0001075E	07FB			15341+	BR	R11	return	
00010760				15342+RE316	DC	0F	xl16 expected result	
00010760				15343+	DROP	R5		
00010760	EEEEEEEE EEEEEEEE			15344	DC	XL16'EEEEEEEE EEEEEEEE BBBBBBBB 77777777'	result	
00010768	BBBBBBBB 77777777							
00010770	33333333 55555555			15345	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00010778	66666666 99999999							
00010780	77777777 BBBBBBBB			15346	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00010788	DDDDDDDD EEEEEEEE							
00010790	AAAAAAAA CCCCCCCC			15347	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00010798	33333333 55555555							
				15348				
				15349 * i5 = 118:	/*	01110 110 +++ */		
				15350	VRI_K	VEVAL,118		
000107A0				15351+	DS	0FD		
000107A0		000107A0		15352+	USING	*,R5	base for test data and test routine	
000107A0	000107E8			15353+T317	DC	A(X317)	address of test routine	
000107A4	013D			15354+	DC	H'317'	test number	
000107A6	00			15355+	DC	X'00'		
000107A7	76			15356+	DC	HL1'118'	i5	
000107A8	E5C5E5C1 D3404040			15357+	DC	CL8'VEVAL'	instruction name	
000107B0	00010838			15358+	DC	A(RE317+16)	address of v2 source	
000107B4	00010848			15359+	DC	A(RE317+32)	address of v3 source	
000107B8	00010858			15360+	DC	A(RE317+48)	address of v4 source	
000107BC	00000010			15361+	DC	A(16)	result length	
000107C0	00010828			15362+REA317	DC	A(RE317)	result address	
000107C8	00000000 00000000			15363+	DS	FD	gap	
000107D0	00000000 00000000			15364+V10317	DS	XL16	V1 output	
000107D8	00000000 00000000							
000107E0	00000000 00000000			15365+	DS	FD	gap	
				15366+*				
000107E8				15367+X317	DS	0F		
000107E8	B982 0011			15368+	XGR	R1,R1		
000107EC	4110 8E94		00001094	15369+	LA	R1,V1FUDGE	load v1 fudge	
000107F0	E711 0000 0006		00000000	15370+	VL	v1,0(R1)	use v21 to test decoder	
000107F6	E310 5010 0014		00000010	15371+	LGF	R1,V2ADDR	load v2 source	
000107FC	E721 0000 0006		00000000	15372+	VL	v2,0(R1)	use v22 to test decoder	
00010802	E310 5014 0014		00000014	15373+	LGF	R1,V3ADDR	load v3 source	
00010808	E731 0000 0006		00000000	15374+	VL	v3,0(R1)	use v23 to test decoder	
0001080E	E310 5018 0014		00000018	15375+	LGF	R1,V4ADDR	load v4 source	
00010814	E741 0000 0006		00000000	15376+	VL	v4,0(R1)	use v24 to test decoder	
0001081A				15379+	DS	0H	E788 VEVAL	
0001081A	E7			15380+	DC	X'E7'	- Vector Evaluate	
0001081B	12			15381+	DC	X'12'	v1, v2	
0001081C	30			15382+	DC	X'30'	v3, reserved	
0001081D	76			15383+	DC	HL1'118'	i5	
0001081E	40			15384+	DC	x'40'	v4, RXB	
0001081F	88			15385+	DC	X'88'		
00010820	E710 5030 000E		000107D0	15387+	VST	V1,V10317	save v1 output	
00010826	07FB			15388+	BR	R11	return	
00010828				15389+RE317	DC	0F	xl16 expected result	
00010828				15390+	DROP	R5		
00010828	EEEEEEEE EEEEEEEE			15391	DC	XL16'EEEEEEEE EEEEEEEE DDDDDDDD 33333333'	result	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00010830	DDDDDDDD	33333333							
00010838	33333333	55555555		15392	DC	XL16'	33333333 55555555 99999999	AAAAAAA'	v2
00010840	99999999	AAAAAAA							
00010848	11111111	22222222		15393	DC	XL16'	11111111 22222222 44444444 88888888'		v3
00010850	44444444	88888888							
00010858	FFFFFFF	EEEEEEEE		15394	DC	XL16'	FFFFFFF EEEEEEE DDDDDDD	BBBBBBB'	v4
00010860	DDDDDDDD	BBBBBBB							
				15395					
				15396	VRI_K	VEVAL, 118			
00010868				15397+	DS	0FD			
00010868			00010868	15398+	USING	*, R5			base for test data and test routine
00010868	000108B0			15399+T318	DC	A(X318)			address of test routine
0001086C	013E			15400+	DC	H'318'			test number
0001086E	00			15401+	DC	X'00'			
0001086F	76			15402+	DC	HL1'118'			i5
00010870	E5C5E5C1	D3404040		15403+	DC	CL8'VEVAL'			instruction name
00010878	00010900			15404+	DC	A(RE318+16)			address of v2 source
0001087C	00010910			15405+	DC	A(RE318+32)			address of v3 source
00010880	00010920			15406+	DC	A(RE318+48)			address of v4 source
00010884	00000010			15407+	DC	A(16)			result length
00010888	000108F0			15408+REA318	DC	A(RE318)			result address
00010890	00000000	00000000		15409+	DS	FD			gap
00010898	00000000	00000000		15410+V10318	DS	XL16			V1 output
000108A0	00000000	00000000							
000108A8	00000000	00000000		15411+	DS	FD			gap
				15412+*					
000108B0				15413+X318	DS	0F			
000108B0	B982 0011			15414+	XGR	R1, R1			
000108B4	4110 8E94		00001094	15415+	LA	R1, V1FUDGE			load v1 fudge
000108B8	E711 0000 0006		00000000	15416+	VL	v1, 0(R1)			use v21 to test decoder
000108BE	E310 5010 0014		00000010	15417+	LGF	R1, V2ADDR			load v2 source
000108C4	E721 0000 0006		00000000	15418+	VL	v2, 0(R1)			use v22 to test decoder
000108CA	E310 5014 0014		00000014	15419+	LGF	R1, V3ADDR			load v3 source
000108D0	E731 0000 0006		00000000	15420+	VL	v3, 0(R1)			use v23 to test decoder
000108D6	E310 5018 0014		00000018	15421+	LGF	R1, V4ADDR			load v4 source
000108DC	E741 0000 0006		00000000	15422+	VL	v4, 0(R1)			use v24 to test decoder
				15425+	DS	0H			E788 VEVAL
000108E2	E7			15426+	DC	X'E7'			- Vector Evaluate
000108E3	12			15427+	DC	X'12'			v1, v2
000108E4	30			15428+	DC	X'30'			v3, reserved
000108E5	76			15429+	DC	HL1'118'			i5
000108E6	40			15430+	DC	x'40'			v4, RXB
000108E7	88			15431+	DC	X'88'			
000108E8	E710 5030 000E		00010898	15433+	VST	V1, V10318			save v1 output
000108EE	07FB			15434+	BR	R11			return
000108F0				15435+RE318	DC	0F			xl16 expected result
000108F0				15436+	DROP	R5			
000108F0	DDDDDDDD	FFFFFFF		15437	DC	XL16'	DDDDDDDD FFFFFFFF FFFFFFFF FFFFFFFF'		result
000108F8	FFFFFFF	FFFFFFF							
00010900	33333333	55555555		15438	DC	XL16'	33333333 55555555 66666666 99999999'		v2
00010908	66666666	99999999							
00010910	77777777	BBBBBBB		15439	DC	XL16'	77777777 BBBBBB DDDDDDD EEEEEEE'		v3
00010918	DDDDDDDD	EEEEEEEE							
00010920	AAAAAAA	CCCCCCC		15440	DC	XL16'	AAAAAAA CCCCCC 33333333 55555555'		v4

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00010928	33333333 55555555			15441					
				15442	* i5 = 119:	/* 01110 111 */			
				15443	VRI_K	VEVAL, 119			
00010930				15444+	DS	0FD			
00010930		00010930		15445+	USING	*, R5		base for test data and test routine	
00010930	00010978			15446+T319	DC	A(X319)		address of test routine	
00010934	013F			15447+	DC	H'319'		test number	
00010936	00			15448+	DC	X'00'			
00010937	77			15449+	DC	HL1'119'		i5	
00010938	E5C5E5C1 D3404040			15450+	DC	CL8'VEVAL'		instruction name	
00010940	000109C8			15451+	DC	A(RE319+16)		address of v2 source	
00010944	000109D8			15452+	DC	A(RE319+32)		address of v3 source	
00010948	000109E8			15453+	DC	A(RE319+48)		address of v4 source	
0001094C	00000010			15454+	DC	A(16)		result length	
00010950	000109B8			15455+REA319	DC	A(RE319)		result address	
00010958	00000000 00000000			15456+	DS	FD		gap	
00010960	00000000 00000000			15457+V10319	DS	XL16		V1 output	
00010968	00000000 00000000								
00010970	00000000 00000000			15458+	DS	FD		gap	
				15459+*					
00010978				15460+X319	DS	0F			
00010978	B982 0011			15461+	XGR	R1, R1			
0001097C	4110 8E94		00001094	15462+	LA	R1, V1FUDGE		load v1 fudge	
00010980	E711 0000 0006		00000000	15463+	VL	v1, 0(R1)		use v21 to test decoder	
00010986	E310 5010 0014		00000010	15464+	LGF	R1, V2ADDR		load v2 source	
0001098C	E721 0000 0006		00000000	15465+	VL	v2, 0(R1)		use v22 to test decoder	
00010992	E310 5014 0014		00000014	15466+	LGF	R1, V3ADDR		load v3 source	
00010998	E731 0000 0006		00000000	15467+	VL	v3, 0(R1)		use v23 to test decoder	
0001099E	E310 5018 0014		00000018	15468+	LGF	R1, V4ADDR		load v4 source	
000109A4	E741 0000 0006		00000000	15469+	VL	v4, 0(R1)		use v24 to test decoder	
000109AA				15472+	DS	0H		E788 VEVAL	
000109AA	E7			15473+	DC	X'E7'		- Vector Evaluate	
000109AB	12			15474+	DC	X'12'		v1, v2	
000109AC	30			15475+	DC	X'30'		v3, reserved	
000109AD	77			15476+	DC	HL1'119'		i5	
000109AE	40			15477+	DC	x'40'		v4, RXB	
000109AF	88			15478+	DC	X'88'			
000109B0	E710 5030 000E		00010960	15480+	VST	V1, V10319		save v1 output	
000109B6	07FB			15481+	BR	R11		return	
000109B8				15482+RE319	DC	0F		xl16 expected result	
000109B8				15483+	DROP	R5			
000109B8	FFFFFFFF EEEEEEEE			15484	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		result	
000109C0	DDDDDDDD BBBBBBBB								
000109C8	33333333 55555555			15485	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
000109D0	99999999 AAAAAAAA								
000109D8	11111111 22222222			15486	DC	XL16'11111111 22222222 44444444 88888888'		v3	
000109E0	44444444 88888888								
000109E8	FFFFFFFF EEEEEEEE			15487	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
000109F0	DDDDDDDD BBBBBBBB								
				15488					
				15489	VRI_K	VEVAL, 119			
000109F8				15490+	DS	0FD			
000109F8		000109F8		15491+	USING	*, R5		base for test data and test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000109F8	00010A40			15492+T320	DC	A(X320)		address of test routine	
000109FC	0140			15493+	DC	H'320'		test number	
000109FE	00			15494+	DC	X'00'			
000109FF	77			15495+	DC	HL1'119'		i5	
00010A00	E5C5E5C1 D3404040			15496+	DC	CL8'VEVAL'		instruction name	
00010A08	00010A90			15497+	DC	A(RE320+16)		address of v2 source	
00010A0C	00010AA0			15498+	DC	A(RE320+32)		address of v3 source	
00010A10	00010AB0			15499+	DC	A(RE320+48)		address of v4 source	
00010A14	00000010			15500+	DC	A(16)		result length	
00010A18	00010A80			15501+REA320	DC	A(RE320)		result address	
00010A20	00000000 00000000			15502+	DS	FD		gap	
00010A28	00000000 00000000			15503+V10320	DS	XL16		V1 output	
00010A30	00000000 00000000								
00010A38	00000000 00000000			15504+	DS	FD		gap	
				15505+*					
00010A40				15506+X320	DS	0F			
00010A40	B982 0011			15507+	XGR	R1,R1			
00010A44	4110 8E94		00001094	15508+	LA	R1,V1FUDGE		load v1 fudge	
00010A48	E711 0000 0006		00000000	15509+	VL	v1,0(R1)		use v21 to test decoder	
00010A4E	E310 5010 0014		00000010	15510+	LGF	R1,V2ADDR		load v2 source	
00010A54	E721 0000 0006		00000000	15511+	VL	v2,0(R1)		use v22 to test decoder	
00010A5A	E310 5014 0014		00000014	15512+	LGF	R1,V3ADDR		load v3 source	
00010A60	E731 0000 0006		00000000	15513+	VL	v3,0(R1)		use v23 to test decoder	
00010A66	E310 5018 0014		00000018	15514+	LGF	R1,V4ADDR		load v4 source	
00010A6C	E741 0000 0006		00000000	15515+	VL	v4,0(R1)		use v24 to test decoder	
00010A72				15518+	DS	0H		E788 VEVAL	
00010A72	E7			15519+	DC	X'E7'		- Vector Evaluate	
00010A73	12			15520+	DC	X'12'		v1, v2	
00010A74	30			15521+	DC	X'30'		v3, reserved	
00010A75	77			15522+	DC	HL1'119'		i5	
00010A76	40			15523+	DC	x'40'		v4, RXB	
00010A77	88			15524+	DC	X'88'			
00010A78	E710 5030 000E		00010A28	15526+	VST	V1,V10320		save v1 output	
00010A7E	07FB			15527+	BR	R11		return	
00010A80				15528+RE320	DC	0F		xl16 expected result	
00010A80				15529+	DROP	R5			
00010A80	FFFFFFFF FFFFFFFF			15530	DC	XL16'FFFFFFFF FFFFFFFF FFFFFFFF FFFFFFFF'		result	
00010A88	FFFFFFFF FFFFFFFF								
00010A90	33333333 55555555			15531	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00010A98	66666666 99999999								
00010AA0	77777777 BBBB BBBB			15532	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00010AA8	DDDDDDDD EEEEEEEE								
00010AB0	AAAAAAAA CCCCCCCC			15533	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00010AB8	33333333 55555555								
				15534					
				15535					
				15536 * Row 15					
				15537 * i5 = 122:		/* 01111 010 +++ */			
				15538	VRI_K	VEVAL,122			
00010AC0				15539+	DS	0FD			
00010AC0		00010AC0		15540+	USING	*,R5		base for test data and test routine	
00010AC0	00010B08			15541+T321	DC	A(X321)		address of test routine	
00010AC4	0141			15542+	DC	H'321'		test number	
00010AC6	00			15543+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00010AC7	7A			15544+	DC	HL1'122'	i5
00010AC8	E5C5E5C1 D3404040			15545+	DC	CL8'VEVAL'	instruction name
00010AD0	00010B58			15546+	DC	A(RE321+16)	address of v2 source
00010AD4	00010B68			15547+	DC	A(RE321+32)	address of v3 source
00010AD8	00010B78			15548+	DC	A(RE321+48)	address of v4 source
00010ADC	00000010			15549+	DC	A(16)	result length
00010AE0	00010B48			15550+REA321	DC	A(RE321)	result address
00010AE8	00000000 00000000			15551+	DS	FD	gap
00010AF0	00000000 00000000			15552+V10321	DS	XL16	V1 output
00010AF8	00000000 00000000						
00010B00	00000000 00000000			15553+	DS	FD	gap
				15554+*			
00010B08				15555+X321	DS	0F	
00010B08	B982 0011			15556+	XGR	R1, R1	
00010B0C	4110 8E94		00001094	15557+	LA	R1, V1FUDGE	load v1 fudge
00010B10	E711 0000 0006		00000000	15558+	VL	v1, 0(R1)	use v21 to test decoder
00010B16	E310 5010 0014		00000010	15559+	LGF	R1, V2ADDR	load v2 source
00010B1C	E721 0000 0006		00000000	15560+	VL	v2, 0(R1)	use v22 to test decoder
00010B22	E310 5014 0014		00000014	15561+	LGF	R1, V3ADDR	load v3 source
00010B28	E731 0000 0006		00000000	15562+	VL	v3, 0(R1)	use v23 to test decoder
00010B2E	E310 5018 0014		00000018	15563+	LGF	R1, V4ADDR	load v4 source
00010B34	E741 0000 0006		00000000	15564+	VL	v4, 0(R1)	use v24 to test decoder
00010B3A				15567+	DS	0H	E788 VEVAL
00010B3A	E7			15568+	DC	X'E7'	- Vector Evaluate
00010B3B	12			15569+	DC	X'12'	v1, v2
00010B3C	30			15570+	DC	X'30'	v3, reserved
00010B3D	7A			15571+	DC	HL1'122'	i5
00010B3E	40			15572+	DC	x'40'	v4, RXB
00010B3F	88			15573+	DC	X'88'	
00010B40	E710 5030 000E		00010AF0	15575+	VST	V1, V10321	save v1 output
00010B46	07FB			15576+	BR	R11	return
00010B48				15577+RE321	DC	0F	xl16 expected result
00010B48				15578+	DROP	R5	
00010B48	CCCCCCCC BBBB BBBB			15579	DC	XL16'CCCCCCCC BBBB BBBB 44444444 11111111'	result
00010B50	44444444 11111111						
00010B58	33333333 55555555			15580	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00010B60	99999999 AAAAAAAA						
00010B68	11111111 22222222			15581	DC	XL16'11111111 22222222 44444444 88888888'	v3
00010B70	44444444 88888888						
00010B78	FFFFFFFF EEEEEEEE			15582	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00010B80	DDDDDDDD BBBB BBBB						
				15583			
				15584	VRI_K	VEVAL, 122	
00010B88				15585+	DS	0FD	
00010B88		00010B88		15586+	USING	*, R5	base for test data and test routine
00010B88	00010BD0			15587+T322	DC	A(X322)	address of test routine
00010B8C	0142			15588+	DC	H'322'	test number
00010B8E	00			15589+	DC	X'00'	
00010B8F	7A			15590+	DC	HL1'122'	i5
00010B90	E5C5E5C1 D3404040			15591+	DC	CL8'VEVAL'	instruction name
00010B98	00010C20			15592+	DC	A(RE322+16)	address of v2 source
00010B9C	00010C30			15593+	DC	A(RE322+32)	address of v3 source
00010BA0	00010C40			15594+	DC	A(RE322+48)	address of v4 source
00010BA4	00000010			15595+	DC	A(16)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00010BA8	00010C10			15596+REA322	DC	A(RE322)	result address
00010BB0	00000000 00000000			15597+	DS	FD	gap
00010BB8	00000000 00000000			15598+V10322	DS	XL16	V1 output
00010BC0	00000000 00000000						
00010BC8	00000000 00000000			15599+	DS	FD	gap
				15600+*			
00010BD0				15601+X322	DS	0F	
00010BD0	B982 0011			15602+	XGR	R1,R1	
00010BD4	4110 8E94		00001094	15603+	LA	R1,V1FUDGE	load v1 fudge
00010BD8	E711 0000 0006		00000000	15604+	VL	v1,0(R1)	use v21 to test decoder
00010BDE	E310 5010 0014		00000010	15605+	LGF	R1,V2ADDR	load v2 source
00010BE4	E721 0000 0006		00000000	15606+	VL	v2,0(R1)	use v22 to test decoder
00010BEA	E310 5014 0014		00000014	15607+	LGF	R1,V3ADDR	load v3 source
00010BF0	E731 0000 0006		00000000	15608+	VL	v3,0(R1)	use v23 to test decoder
00010BF6	E310 5018 0014		00000018	15609+	LGF	R1,V4ADDR	load v4 source
00010BFC	E741 0000 0006		00000000	15610+	VL	v4,0(R1)	use v24 to test decoder
00010C02				15613+	DS	0H	E788 VEVAL
00010C02	E7			15614+	DC	X'E7'	- Vector Evaluate
00010C03	12			15615+	DC	X'12'	v1, v2
00010C04	30			15616+	DC	X'30'	v3, reserved
00010C05	7A			15617+	DC	HL1'122'	i5
00010C06	40			15618+	DC	x'40'	v4, RXB
00010C07	88			15619+	DC	X'88'	
00010C08	E710 5030 000E		00010BB8	15621+	VST	V1,V10322	save v1 output
00010C0E	07FB			15622+	BR	R11	return
00010C10				15623+RE322	DC	0F	xl16 expected result
00010C10				15624+	DROP	R5	
00010C10	DDDDDDDD BBBB BBBB			15625	DC	XL16'DDDDDDDD BBBB BBBB DDDDDDDD EEEEEEEE'	result
00010C18	DDDDDDDD EEEEEEEE						
00010C20	33333333 55555555			15626	DC	XL16'33333333 55555555 66666666 99999999'	v2
00010C28	66666666 99999999						
00010C30	77777777 BBBB BBBB			15627	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
00010C38	DDDDDDDD EEEEEEEE						
00010C40	AAAAAAAA CCCCCCCC			15628	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
00010C48	33333333 55555555						
				15629			
				15630 * i5 = 123:		/* 01111 011 +++ */	
				15631	VRI_K	VEVAL,123	
00010C50				15632+	DS	0FD	
00010C50		00010C50		15633+	USING	*,R5	base for test data and test routine
00010C50	00010C98			15634+T323	DC	A(X323)	address of test routine
00010C54	0143			15635+	DC	H'323'	test number
00010C56	00			15636+	DC	X'00'	
00010C57	7B			15637+	DC	HL1'123'	i5
00010C58	E5C5E5C1 D3404040			15638+	DC	CL8'VEVAL'	instruction name
00010C60	00010CE8			15639+	DC	A(RE323+16)	address of v2 source
00010C64	00010CF8			15640+	DC	A(RE323+32)	address of v3 source
00010C68	00010D08			15641+	DC	A(RE323+48)	address of v4 source
00010C6C	00000010			15642+	DC	A(16)	result length
00010C70	00010CD8			15643+REA323	DC	A(RE323)	result address
00010C78	00000000 00000000			15644+	DS	FD	gap
00010C80	00000000 00000000			15645+V10323	DS	XL16	V1 output
00010C88	00000000 00000000						
00010C90	00000000 00000000			15646+	DS	FD	gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00010C98				15647+*					
00010C98	B982 0011			15648+X323	DS	0F			
00010C9C	4110 8E94		00001094	15649+	XGR	R1,R1			
00010CA0	E711 0000 0006		00000000	15650+	LA	R1,V1FUDGE	load v1 fudge		
00010CA6	E310 5010 0014		00000010	15651+	VL	v1,0(R1)	use v21 to test decoder		
00010CAC	E721 0000 0006		00000000	15652+	LGF	R1,V2ADDR	load v2 source		
00010CB2	E310 5014 0014		00000014	15653+	VL	v2,0(R1)	use v22 to test decoder		
00010CB8	E731 0000 0006		00000000	15654+	LGF	R1,V3ADDR	load v3 source		
00010CBE	E310 5018 0014		00000000	15655+	VL	v3,0(R1)	use v23 to test decoder		
00010CC4	E741 0000 0006		00000018	15656+	LGF	R1,V4ADDR	load v4 source		
			00000000	15657+	VL	v4,0(R1)	use v24 to test decoder		
00010CCA				15660+	DS	0H	E788 VEVAL		
00010CCA	E7			15661+	DC	X'E7'	- Vector Evaluate		
00010CCB	12			15662+	DC	X'12'	v1, v2		
00010CCC	30			15663+	DC	X'30'	v3, reserved		
00010CCD	7B			15664+	DC	HL1'123'	i5		
00010CCE	40			15665+	DC	x'40'	v4, RXB		
00010CCF	88			15666+	DC	X'88'			
00010CD0	E710 5030 000E		00010C80	15668+	VST	V1,V10323	save v1 output		
00010CD6	07FB			15669+	BR	R11	return		
00010CD8				15670+RE323	DC	0F	xl16 expected result		
00010CD8				15671+	DR0P	R5			
00010CD8	DDDDDDDD BBBB BBBB			15672	DC	XL16'DDDDDDDD BBBB BBBB 44444444 99999999'	result		
00010CE0	44444444 99999999								
00010CE8	33333333 55555555			15673	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00010CF0	99999999 AAAAAAAA								
00010CF8	11111111 22222222			15674	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00010D00	44444444 88888888								
00010D08	FFFFFFFF EEEEEEEE			15675	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00010D10	DDDDDDDD BBBB BBBB								
				15676					
00010D18				15677	VRI_K	VEVAL,123			
00010D18		00010D18		15678+	DS	0FD			
00010D18	00010D60			15679+	USING	*,R5	base for test data and test routine		
00010D1C	0144			15680+T324	DC	A(X324)	address of test routine		
00010D1E	00			15681+	DC	H'324'	test number		
00010D1F	7B			15682+	DC	X'00'			
00010D20	E5C5E5C1 D3404040			15683+	DC	HL1'123'	i5		
00010D28	00010DB0			15684+	DC	CL8'VEVAL'	instruction name		
00010D2C	00010DC0			15685+	DC	A(RE324+16)	address of v2 source		
00010D30	00010DD0			15686+	DC	A(RE324+32)	address of v3 source		
00010D34	00000010			15687+	DC	A(RE324+48)	address of v4 source		
00010D38	00010DA0			15688+	DC	A(16)	result length		
00010D40	00000000 00000000			15689+REA324	DC	A(RE324)	result address		
00010D48	00000000 00000000			15690+	DS	FD	gap		
00010D50	00000000 00000000			15691+V10324	DS	XL16	V1 output		
00010D58	00000000 00000000			15692+	DS	FD	gap		
				15693+*					
00010D60				15694+X324	DS	0F			
00010D60	B982 0011			15695+	XGR	R1,R1			
00010D64	4110 8E94		00001094	15696+	LA	R1,V1FUDGE	load v1 fudge		
00010D68	E711 0000 0006		00000000	15697+	VL	v1,0(R1)	use v21 to test decoder		
00010D6E	E310 5010 0014		00000010	15698+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00010D74	E721 0000 0006		00000000	15699+	VL	v2,0(R1)	use v22 to test decoder	
00010D7A	E310 5014 0014		00000014	15700+	LGF	R1,V3ADDR	load v3 source	
00010D80	E731 0000 0006		00000000	15701+	VL	v3,0(R1)	use v23 to test decoder	
00010D86	E310 5018 0014		00000018	15702+	LGF	R1,V4ADDR	load v4 source	
00010D8C	E741 0000 0006		00000000	15703+	VL	v4,0(R1)	use v24 to test decoder	
00010D92				15706+	DS	0H	E788 VEVAL	
00010D92	E7			15707+	DC	X'E7'	- Vector Evaluate	
00010D93	12			15708+	DC	X'12'	v1, v2	
00010D94	30			15709+	DC	X'30'	v3, reserved	
00010D95	7B			15710+	DC	HL1'123'	i5	
00010D96	40			15711+	DC	x'40'	v4, RXB	
00010D97	88			15712+	DC	X'88'		
00010D98	E710 5030 000E		00010D48	15714+	VST	V1,V10324	save v1 output	
00010D9E	07FB			15715+	BR	R11	return	
00010DA0				15716+RE324	DC	0F	xl16 expected result	
00010DA0				15717+	DR0P	R5		
00010DA0	FFFFFFFF BBBB BBBB			15718	DC	XL16'FFFFFFFF BBBB BBBB DDDDDDDD EEEEEEEE'	result	
00010DA8	DDDDDDDD EEEEEEEE							
00010DB0	33333333 55555555			15719	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00010DB8	66666666 99999999							
00010DC0	77777777 BBBB BBBB			15720	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00010DC8	DDDDDDDD EEEEEEEE							
00010DD0	AAAAAAAA CCCCCCCC			15721	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00010DD8	33333333 55555555							
				15722				
				15723 * i5 = 125				
				15724	VRI_K	VEVAL, 125		
00010DE0				15725+	DS	0FD		
00010DE0		00010DE0		15726+	USING	*,R5	base for test data and test routine	
00010DE0	00010E28			15727+T325	DC	A(X325)	address of test routine	
00010DE4	0145			15728+	DC	H'325'	test number	
00010DE6	00			15729+	DC	X'00'		
00010DE7	7D			15730+	DC	HL1'125'	i5	
00010DE8	E5C5E5C1 D3404040			15731+	DC	CL8'VEVAL'	instruction name	
00010DF0	00010E78			15732+	DC	A(RE325+16)	address of v2 source	
00010DF4	00010E88			15733+	DC	A(RE325+32)	address of v3 source	
00010DF8	00010E98			15734+	DC	A(RE325+48)	address of v4 source	
00010DFC	00000010			15735+	DC	A(16)	result length	
00010E00	00010E68			15736+REA325	DC	A(RE325)	result address	
00010E08	00000000 00000000			15737+	DS	FD	gap	
00010E10	00000000 00000000			15738+V10325	DS	XL16	V1 output	
00010E18	00000000 00000000							
00010E20	00000000 00000000			15739+	DS	FD	gap	
				15740+*				
00010E28				15741+X325	DS	0F		
00010E28	B982 0011			15742+	XGR	R1,R1		
00010E2C	4110 8E94		00001094	15743+	LA	R1,V1FUDGE	load v1 fudge	
00010E30	E711 0000 0006		00000000	15744+	VL	v1,0(R1)	use v21 to test decoder	
00010E36	E310 5010 0014		00000010	15745+	LGF	R1,V2ADDR	load v2 source	
00010E3C	E721 0000 0006		00000000	15746+	VL	v2,0(R1)	use v22 to test decoder	
00010E42	E310 5014 0014		00000014	15747+	LGF	R1,V3ADDR	load v3 source	
00010E48	E731 0000 0006		00000000	15748+	VL	v3,0(R1)	use v23 to test decoder	
00010E4E	E310 5018 0014		00000018	15749+	LGF	R1,V4ADDR	load v4 source	
00010E54	E741 0000 0006		00000000	15750+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00010E5A				15753+	DS	0H		E788 VEVAL	
00010E5A	E7			15754+	DC	X'E7'		- Vector Evaluate	
00010E5B	12			15755+	DC	X'12'		v1, v2	
00010E5C	30			15756+	DC	X'30'		v3, reserved	
00010E5D	7D			15757+	DC	HL1'125'		i5	
00010E5E	40			15758+	DC	x'40'		v4, RXB	
00010E5F	88			15759+	DC	X'88'			
00010E60	E710 5030 000E		00010E10	15761+	VST	V1,V10325		save v1 output	
00010E66	07FB			15762+	BR	R11		return	
00010E68				15763+RE325	DC	0F		xl16 expected result	
00010E68				15764+	DR0P	R5			
00010E68	FFFFFFFF FFFFFFFF			15765	DC	XL16'FFFFFFFF FFFFFFFF DDDDDDDD BBBBBBBB'		result	
00010E70	DDDDDDDD BBBBBBBB								
00010E78	33333333 55555555			15766	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00010E80	99999999 AAAAAAAA								
00010E88	11111111 22222222			15767	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00010E90	44444444 88888888								
00010E98	FFFFFFFF EEEEEEEE			15768	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00010EA0	DDDDDDDD BBBBBBBB								
				15769					
				15770	VRI_K	VEVAL, 125			
00010EA8				15771+	DS	0FD			
00010EA8		00010EA8		15772+	USING	*,R5		base for test data and test routine	
00010EA8	00010EF0			15773+T326	DC	A(X326)		address of test routine	
00010EAC	0146			15774+	DC	H'326'		test number	
00010EAE	00			15775+	DC	X'00'			
00010EAF	7D			15776+	DC	HL1'125'		i5	
00010EB0	E5C5E5C1 D3404040			15777+	DC	CL8'VEVAL'		instruction name	
00010EB8	00010F40			15778+	DC	A(RE326+16)		address of v2 source	
00010EBC	00010F50			15779+	DC	A(RE326+32)		address of v3 source	
00010EC0	00010F60			15780+	DC	A(RE326+48)		address of v4 source	
00010EC4	00000010			15781+	DC	A(16)		result length	
00010EC8	00010F30			15782+REA326	DC	A(RE326)		result address	
00010ED0	00000000 00000000			15783+	DS	FD		gap	
00010ED8	00000000 00000000			15784+V10326	DS	XL16		V1 output	
00010EE0	00000000 00000000								
00010EE8	00000000 00000000			15785+	DS	FD		gap	
				15786+*					
00010EF0				15787+X326	DS	0F			
00010EF0	B982 0011			15788+	XGR	R1,R1			
00010EF4	4110 8E94		00001094	15789+	LA	R1,V1FUDGE		load v1 fudge	
00010EF8	E711 0000 0006		00000000	15790+	VL	v1,0(R1)		use v21 to test decoder	
00010EFE	E310 5010 0014		00000010	15791+	LGF	R1,V2ADDR		load v2 source	
00010F04	E721 0000 0006		00000000	15792+	VL	v2,0(R1)		use v22 to test decoder	
00010F0A	E310 5014 0014		00000014	15793+	LGF	R1,V3ADDR		load v3 source	
00010F10	E731 0000 0006		00000000	15794+	VL	v3,0(R1)		use v23 to test decoder	
00010F16	E310 5018 0014		00000018	15795+	LGF	R1,V4ADDR		load v4 source	
00010F1C	E741 0000 0006		00000000	15796+	VL	v4,0(R1)		use v24 to test decoder	
00010F22				15799+	DS	0H		E788 VEVAL	
00010F22	E7			15800+	DC	X'E7'		- Vector Evaluate	
00010F23	12			15801+	DC	X'12'		v1, v2	
00010F24	30			15802+	DC	X'30'		v3, reserved	
00010F25	7D			15803+	DC	HL1'125'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00010F26	40			15804+	DC	x'40'	v4, RXB		
00010F27	88			15805+	DC	X'88'			
00010F28	E710 5030 000E		00010ED8	15807+	VST	V1,V10326	save v1 output		
00010F2E	07FB			15808+	BR	R11	return		
00010F30				15809+RE326	DC	0F	xl16 expected result		
00010F30				15810+	DR0P	R5			
00010F30	EEEEEEEE EEEEEEEE			15811	DC	XL16'EEEEEEEE EEEEEEEE BBBBBBBB 77777777'	result		
00010F38	BBBBBBBB 77777777								
00010F40	33333333 55555555			15812	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00010F48	66666666 99999999								
00010F50	77777777 BBBBBBBB			15813	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
00010F58	DDDDDDDD EEEEEEEE								
00010F60	AAAAAAAA CCCCCCCC			15814	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00010F68	33333333 55555555								
				15815					
				15816					
				15817 * Row 16					
				15818 * i5 = 130					
				15819	VRI_K	VEVAL, 130			
00010F70				15820+	DS	0FD			
00010F70		00010F70		15821+	USING	*,R5	base for test data and test routine		
00010F70	00010FB8			15822+T327	DC	A(X327)	address of test routine		
00010F74	0147			15823+	DC	H'327'	test number		
00010F76	00			15824+	DC	X'00'			
00010F77	82			15825+	DC	HL1'130'	i5		
00010F78	E5C5E5C1 D3404040			15826+	DC	CL8'VEVAL'	instruction name		
00010F80	00011008			15827+	DC	A(RE327+16)	address of v2 source		
00010F84	00011018			15828+	DC	A(RE327+32)	address of v3 source		
00010F88	00011028			15829+	DC	A(RE327+48)	address of v4 source		
00010F8C	00000010			15830+	DC	A(16)	result length		
00010F90	00010FF8			15831+REA327	DC	A(RE327)	result address		
00010F98	00000000 00000000			15832+	DS	FD	gap		
00010FA0	00000000 00000000			15833+V10327	DS	XL16	V1 output		
00010FA8	00000000 00000000								
00010FB0	00000000 00000000			15834+	DS	FD	gap		
				15835+*					
00010FB8				15836+X327	DS	0F			
00010FB8	B982 0011			15837+	XGR	R1,R1			
00010FBC	4110 8E94		00001094	15838+	LA	R1,V1FUDGE	load v1 fudge		
00010FC0	E711 0000 0006		00000000	15839+	VL	v1,0(R1)	use v21 to test decoder		
00010FC6	E310 5010 0014		00000010	15840+	LGF	R1,V2ADDR	load v2 source		
00010FCC	E721 0000 0006		00000000	15841+	VL	v2,0(R1)	use v22 to test decoder		
00010FD2	E310 5014 0014		00000014	15842+	LGF	R1,V3ADDR	load v3 source		
00010FD8	E731 0000 0006		00000000	15843+	VL	v3,0(R1)	use v23 to test decoder		
00010FDE	E310 5018 0014		00000018	15844+	LGF	R1,V4ADDR	load v4 source		
00010FE4	E741 0000 0006		00000000	15845+	VL	v4,0(R1)	use v24 to test decoder		
00010FEA				15848+	DS	0H	E788 VEVAL		
00010FEA	E7			15849+	DC	X'E7'	- Vector Evaluate		
00010FEB	12			15850+	DC	X'12'	v1, v2		
00010FEC	30			15851+	DC	X'30'	v3, reserved		
00010FED	82			15852+	DC	HL1'130'	i5		
00010FEE	40			15853+	DC	x'40'	v4, RXB		
00010FEF	88			15854+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00010FF0	E710 5030 000E		00010FA0	15856+	VST	V1,V10327	save v1 output		
00010FF6	07FB			15857+	BR	R11	return		
00010FF8				15858+RE327	DC	0F	xl16 expected result		
00010FF8				15859+	DROP	R5			
00010FF8	00000000 00000000			15860	DC	XL16'00000000 00000000 22222222 44444444'	result		
00011000	22222222 44444444								
00011008	33333333 55555555			15861	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00011010	99999999 AAAAAAAA								
00011018	11111111 22222222			15862	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00011020	44444444 88888888								
00011028	FFFFFFFF EEEEEEEE			15863	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00011030	DDDDDDDD BBBBBBBB								
				15864					
				15865	VRI_K	VEVAL, 130			
00011038				15866+	DS	0FD			
00011038		00011038		15867+	USING	*,R5	base for test data and test routine		
00011038	00011080			15868+T328	DC	A(X328)	address of test routine		
0001103C	0148			15869+	DC	H'328'	test number		
0001103E	00			15870+	DC	X'00'			
0001103F	82			15871+	DC	HL1'130'	i5		
00011040	E5C5E5C1 D3404040			15872+	DC	CL8'VEVAL'	instruction name		
00011048	000110D0			15873+	DC	A(RE328+16)	address of v2 source		
0001104C	000110E0			15874+	DC	A(RE328+32)	address of v3 source		
00011050	000110F0			15875+	DC	A(RE328+48)	address of v4 source		
00011054	00000010			15876+	DC	A(16)	result length		
00011058	000110C0			15877+REA328	DC	A(RE328)	result address		
00011060	00000000 00000000			15878+	DS	FD	gap		
00011068	00000000 00000000			15879+V10328	DS	XL16	V1 output		
00011070	00000000 00000000								
00011078	00000000 00000000			15880+	DS	FD	gap		
				15881+*					
00011080				15882+X328	DS	0F			
00011080	B982 0011			15883+	XGR	R1,R1			
00011084	4110 8E94		00001094	15884+	LA	R1,V1FUDGE	load v1 fudge		
00011088	E711 0000 0006		00000000	15885+	VL	v1,0(R1)	use v21 to test decoder		
0001108E	E310 5010 0014		00000010	15886+	LGF	R1,V2ADDR	load v2 source		
00011094	E721 0000 0006		00000000	15887+	VL	v2,0(R1)	use v22 to test decoder		
0001109A	E310 5014 0014		00000014	15888+	LGF	R1,V3ADDR	load v3 source		
000110A0	E731 0000 0006		00000000	15889+	VL	v3,0(R1)	use v23 to test decoder		
000110A6	E310 5018 0014		00000018	15890+	LGF	R1,V4ADDR	load v4 source		
000110AC	E741 0000 0006		00000000	15891+	VL	v4,0(R1)	use v24 to test decoder		
000110B2				15894+	DS	0H	E788 VEVAL		
000110B2	E7			15895+	DC	X'E7'	- Vector Evaluate		
000110B3	12			15896+	DC	X'12'	v1, v2		
000110B4	30			15897+	DC	X'30'	v3, reserved		
000110B5	82			15898+	DC	HL1'130'	i5		
000110B6	40			15899+	DC	x'40'	v4, RXB		
000110B7	88			15900+	DC	X'88'			
000110B8	E710 5030 000E		00011068	15902+	VST	V1,V10328	save v1 output		
000110BE	07FB			15903+	BR	R11	return		
000110C0				15904+RE328	DC	0F	xl16 expected result		
000110C0				15905+	DROP	R5			
000110C0	11111111 11111111			15906	DC	XL16'11111111 11111111 44444444 88888888'	result		
000110C8	44444444 88888888								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000110D0	33333333	55555555		15907	DC	XL16'	33333333	55555555	66666666 99999999' v2
000110D8	66666666	99999999							
000110E0	77777777	BBBBBBBB		15908	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
000110E8	DDDDDDDD	EEEEEEEE							
000110F0	AAAAAAAA	CCCCCCCC		15909	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
000110F8	33333333	55555555							
				15910					
				15911	*	i5 = 132:	/*	10000 100	+++ */
				15912	VRI_K	VEVAL,	132		
00011100				15913+	DS	0FD			
00011100		00011100		15914+	USING	*,R5			base for test data and test routine
00011100	00011148			15915+T329	DC	A(X329)			address of test routine
00011104	0149			15916+	DC	H'329'			test number
00011106	00			15917+	DC	X'00'			
00011107	84			15918+	DC	HL1'132'			i5
00011108	E5C5E5C1	D3404040		15919+	DC	CL8'VEVAL'			instruction name
00011110	00011198			15920+	DC	A(RE329+16)			address of v2 source
00011114	000111A8			15921+	DC	A(RE329+32)			address of v3 source
00011118	000111B8			15922+	DC	A(RE329+48)			address of v4 source
0001111C	00000010			15923+	DC	A(16)			result length
00011120	00011188			15924+REA329	DC	A(RE329)			result address
00011128	00000000	00000000		15925+	DS	FD			gap
00011130	00000000	00000000		15926+V10329	DS	XL16			V1 output
00011138	00000000	00000000							
00011140	00000000	00000000		15927+	DS	FD			gap
				15928+*					
00011148				15929+X329	DS	0F			
00011148	B982	0011		15930+	XGR	R1,R1			
0001114C	4110	8E94	00001094	15931+	LA	R1,V1FUDGE			load v1 fudge
00011150	E711	0000	0006	15932+	VL	v1,0(R1)			use v21 to test decoder
00011156	E310	5010	0014	15933+	LGF	R1,V2ADDR			load v2 source
0001115C	E721	0000	0006	15934+	VL	v2,0(R1)			use v22 to test decoder
00011162	E310	5014	0014	15935+	LGF	R1,V3ADDR			load v3 source
00011168	E731	0000	0006	15936+	VL	v3,0(R1)			use v23 to test decoder
0001116E	E310	5018	0014	15937+	LGF	R1,V4ADDR			load v4 source
00011174	E741	0000	0006	15938+	VL	v4,0(R1)			use v24 to test decoder
0001117A				15941+	DS	0H			E788 VEVAL
0001117A	E7			15942+	DC	X'E7'			- Vector Evaluate
0001117B	12			15943+	DC	X'12'			v1, v2
0001117C	30			15944+	DC	X'30'			v3, reserved
0001117D	84			15945+	DC	HL1'132'			i5
0001117E	40			15946+	DC	x'40'			v4, RXB
0001117F	88			15947+	DC	X'88'			
00011180	E710	5030	000E	15949+	VST	V1,V10329			save v1 output
00011186	07FB		00011130	15950+	BR	R11			return
00011188				15951+RE329	DC	0F			xl16 expected result
00011188				15952+	DROP	R5			
00011188	22222222	44444444		15953	DC	XL16'	22222222	44444444	BBBBBBBB 66666666' result
00011190	BBBBBBBB	66666666							
00011198	33333333	55555555		15954	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
000111A0	99999999	AAAAAAAA							
000111A8	11111111	22222222		15955	DC	XL16'	11111111	22222222	44444444 88888888' v3
000111B0	44444444	88888888							
000111B8	FFFFFFFF	EEEEEEEE		15956	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBBBBBB' v4

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000111C0	DDDDDDDD BBBB BBBB			15957					
				15958	VRI_K	VEVAL, 132			
000111C8				15959+	DS	0FD			
000111C8		000111C8		15960+	USING	*, R5		base for test data and test routine	
000111C8	00011210			15961+T330	DC	A(X330)		address of test routine	
000111CC	014A			15962+	DC	H'330'		test number	
000111CE	00			15963+	DC	X'00'			
000111CF	84			15964+	DC	HL1'132'		i5	
000111D0	E5C5E5C1 D3404040			15965+	DC	CL8'VEVAL'		instruction name	
000111D8	00011260			15966+	DC	A(RE330+16)		address of v2 source	
000111DC	00011270			15967+	DC	A(RE330+32)		address of v3 source	
000111E0	00011280			15968+	DC	A(RE330+48)		address of v4 source	
000111E4	00000010			15969+	DC	A(16)		result length	
000111E8	00011250			15970+REA330	DC	A(RE330)		result address	
000111F0	00000000 00000000			15971+	DS	FD		gap	
000111F8	00000000 00000000			15972+V10330	DS	XL16		V1 output	
00011200	00000000 00000000								
00011208	00000000 00000000			15973+	DS	FD		gap	
				15974+*					
00011210				15975+X330	DS	0F			
00011210	B982 0011			15976+	XGR	R1, R1			
00011214	4110 8E94		00001094	15977+	LA	R1, V1FUDGE		load v1 fudge	
00011218	E711 0000 0006		00000000	15978+	VL	v1, 0(R1)		use v21 to test decoder	
0001121E	E310 5010 0014		00000010	15979+	LGF	R1, V2ADDR		load v2 source	
00011224	E721 0000 0006		00000000	15980+	VL	v2, 0(R1)		use v22 to test decoder	
0001122A	E310 5014 0014		00000014	15981+	LGF	R1, V3ADDR		load v3 source	
00011230	E731 0000 0006		00000000	15982+	VL	v3, 0(R1)		use v23 to test decoder	
00011236	E310 5018 0014		00000018	15983+	LGF	R1, V4ADDR		load v4 source	
0001123C	E741 0000 0006		00000000	15984+	VL	v4, 0(R1)		use v24 to test decoder	
00011242				15987+	DS	0H		E788 VEVAL	
00011242	E7			15988+	DC	X'E7'		- Vector Evaluate	
00011243	12			15989+	DC	X'12'		v1, v2	
00011244	30			15990+	DC	X'30'		v3, reserved	
00011245	84			15991+	DC	HL1'132'		i5	
00011246	40			15992+	DC	x'40'		v4, RXB	
00011247	88			15993+	DC	X'88'			
00011248	E710 5030 000E		000111F8	15995+	VST	V1, V10330		save v1 output	
0001124E	07FB			15996+	BR	R11		return	
00011250				15997+RE330	DC	0F		xl16 expected result	
00011250				15998+	DROP	R5			
00011250	00000000 44444444			15999	DC	XL16'00000000 44444444 22222222 11111111'		result	
00011258	22222222 11111111								
00011260	33333333 55555555			16000	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00011268	66666666 99999999								
00011270	77777777 BBBB BBBB			16001	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00011278	DDDDDDDD EEEEEEEE								
00011280	AAAAAAAA CCCCCCCC			16002	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00011288	33333333 55555555								
				16003					
				16004 * i5 = 133					
				16005	VRI_K	VEVAL, 133			
00011290				16006+	DS	0FD			
00011290		00011290		16007+	USING	*, R5		base for test data and test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00011290	000112D8			16008+T331	DC	A(X331)		address of test routine	
00011294	014B			16009+	DC	H'331'		test number	
00011296	00			16010+	DC	X'00'			
00011297	85			16011+	DC	HL1'133'		i5	
00011298	E5C5E5C1 D3404040			16012+	DC	CL8'VEVAL'		instruction name	
000112A0	00011328			16013+	DC	A(RE331+16)		address of v2 source	
000112A4	00011338			16014+	DC	A(RE331+32)		address of v3 source	
000112A8	00011348			16015+	DC	A(RE331+48)		address of v4 source	
000112AC	00000010			16016+	DC	A(16)		result length	
000112B0	00011318			16017+REA331	DC	A(RE331)		result address	
000112B8	00000000 00000000			16018+	DS	FD		gap	
000112C0	00000000 00000000			16019+V10331	DS	XL16		V1 output	
000112C8	00000000 00000000								
000112D0	00000000 00000000			16020+	DS	FD		gap	
				16021+*					
000112D8				16022+X331	DS	0F			
000112D8	B982 0011			16023+	XGR	R1, R1			
000112DC	4110 8E94		00001094	16024+	LA	R1, V1FUDGE		load v1 fudge	
000112E0	E711 0000 0006		00000000	16025+	VL	v1, 0(R1)		use v21 to test decoder	
000112E6	E310 5010 0014		00000010	16026+	LGF	R1, V2ADDR		load v2 source	
000112EC	E721 0000 0006		00000000	16027+	VL	v2, 0(R1)		use v22 to test decoder	
000112F2	E310 5014 0014		00000014	16028+	LGF	R1, V3ADDR		load v3 source	
000112F8	E731 0000 0006		00000000	16029+	VL	v3, 0(R1)		use v23 to test decoder	
000112FE	E310 5018 0014		00000018	16030+	LGF	R1, V4ADDR		load v4 source	
00011304	E741 0000 0006		00000000	16031+	VL	v4, 0(R1)		use v24 to test decoder	
0001130A				16034+	DS	0H		E788 VEVAL	
0001130A	E7			16035+	DC	X'E7'		- Vector Evaluate	
0001130B	12			16036+	DC	X'12'		v1, v2	
0001130C	30			16037+	DC	X'30'		v3, reserved	
0001130D	85			16038+	DC	HL1'133'		i5	
0001130E	40			16039+	DC	x'40'		v4, RXB	
0001130F	88			16040+	DC	X'88'			
00011310	E710 5030 000E		000112C0	16042+	VST	V1, V10331		save v1 output	
00011316	07FB			16043+	BR	R11		return	
00011318				16044+RE331	DC	0F		xl16 expected result	
00011318				16045+	DROP	R5			
00011318	33333333 44444444			16046	DC	XL16'33333333 44444444 BBBBBBBB EEEEEEEE'		result	
00011320	BBBBBBBB EEEEEEEE								
00011328	33333333 55555555			16047	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00011330	99999999 AAAAAAAA								
00011338	11111111 22222222			16048	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00011340	44444444 88888888								
00011348	FFFFFFFF EEEEEEEE			16049	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00011350	DDDDDDDD BBBBBBBB								
				16050					
00011358				16051	VRI_K	VEVAL, 133			
00011358		00011358		16052+	DS	0FD			
00011358	000113A0			16053+	USING	*, R5		base for test data and test routine	
0001135C	014C			16054+T332	DC	A(X332)		address of test routine	
0001135E	00			16055+	DC	H'332'		test number	
0001135F	85			16056+	DC	X'00'			
00011360	E5C5E5C1 D3404040			16057+	DC	HL1'133'		i5	
00011368	000113F0			16058+	DC	CL8'VEVAL'		instruction name	
				16059+	DC	A(RE332+16)		address of v2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0001136C	00011400			16060+	DC	A(RE332+32)	address of v3 source		
00011370	00011410			16061+	DC	A(RE332+48)	address of v4 source		
00011374	00000010			16062+	DC	A(16)	result length		
00011378	000113E0			16063+REA332	DC	A(RE332)	result address		
00011380	00000000 00000000			16064+	DS	FD	gap		
00011388	00000000 00000000			16065+V10332	DS	XL16	V1 output		
00011390	00000000 00000000								
00011398	00000000 00000000			16066+	DS	FD	gap		
				16067+*					
000113A0				16068+X332	DS	0F			
000113A0	B982 0011			16069+	XGR	R1,R1			
000113A4	4110 8E94		00001094	16070+	LA	R1,V1FUDGE	load v1 fudge		
000113A8	E711 0000 0006		00000000	16071+	VL	v1,0(R1)	use v21 to test decoder		
000113AE	E310 5010 0014		00000010	16072+	LGF	R1,V2ADDR	load v2 source		
000113B4	E721 0000 0006		00000000	16073+	VL	v2,0(R1)	use v22 to test decoder		
000113BA	E310 5014 0014		00000014	16074+	LGF	R1,V3ADDR	load v3 source		
000113C0	E731 0000 0006		00000000	16075+	VL	v3,0(R1)	use v23 to test decoder		
000113C6	E310 5018 0014		00000018	16076+	LGF	R1,V4ADDR	load v4 source		
000113CC	E741 0000 0006		00000000	16077+	VL	v4,0(R1)	use v24 to test decoder		
000113D2				16080+	DS	0H	E788 VEVAL		
000113D2	E7			16081+	DC	X'E7'	- Vector Evaluate		
000113D3	12			16082+	DC	X'12'	v1, v2		
000113D4	30			16083+	DC	X'30'	v3, reserved		
000113D5	85			16084+	DC	HL1'133'	i5		
000113D6	40			16085+	DC	x'40'	v4, RXB		
000113D7	88			16086+	DC	X'88'			
000113D8	E710 5030 000E		00011388	16088+	VST	V1,V10332	save v1 output		
000113DE	07FB			16089+	BR	R11	return		
000113E0				16090+RE332	DC	0F	xl16 expected result		
000113E0				16091+	DROP	R5			
000113E0	22222222 44444444			16092	DC	XL16'22222222 44444444 22222222 11111111'	result		
000113E8	22222222 11111111								
000113F0	33333333 55555555			16093	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000113F8	66666666 99999999								
00011400	77777777 BBBB BBBB			16094	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00011408	DDDDDDDD EEEEEEEE								
00011410	AAAAAAAA CCCCCCCC			16095	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00011418	33333333 55555555								
				16096					
				16097					
				16098 * Row 17					
				16099 * i5 = 136:		/* 10001 000 */			
				16100	VRI_K	VEVAL,136			
00011420				16101+	DS	0FD			
00011420		00011420		16102+	USING	*,R5	base for test data and test routine		
00011420	00011468			16103+T333	DC	A(X333)	address of test routine		
00011424	014D			16104+	DC	H'333'	test number		
00011426	00			16105+	DC	X'00'			
00011427	88			16106+	DC	HL1'136'	i5		
00011428	E5C5E5C1 D3404040			16107+	DC	CL8'VEVAL'	instruction name		
00011430	000114B8			16108+	DC	A(RE333+16)	address of v2 source		
00011434	000114C8			16109+	DC	A(RE333+32)	address of v3 source		
00011438	000114D8			16110+	DC	A(RE333+48)	address of v4 source		
0001143C	00000010			16111+	DC	A(16)	result length		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00011440	000114A8			16112+REA333	DC	A(RE333)		result address	
00011448	00000000 00000000			16113+	DS	FD		gap	
00011450	00000000 00000000			16114+V10333	DS	XL16		V1 output	
00011458	00000000 00000000								
00011460	00000000 00000000			16115+	DS	FD		gap	
				16116+*					
00011468				16117+X333	DS	0F			
00011468	B982 0011			16118+	XGR	R1, R1			
0001146C	4110 8E94		00001094	16119+	LA	R1, V1FUDGE		load v1 fudge	
00011470	E711 0000 0006		00000000	16120+	VL	v1, 0(R1)		use v21 to test decoder	
00011476	E310 5010 0014		00000010	16121+	LGF	R1, V2ADDR		load v2 source	
0001147C	E721 0000 0006		00000000	16122+	VL	v2, 0(R1)		use v22 to test decoder	
00011482	E310 5014 0014		00000014	16123+	LGF	R1, V3ADDR		load v3 source	
00011488	E731 0000 0006		00000000	16124+	VL	v3, 0(R1)		use v23 to test decoder	
0001148E	E310 5018 0014		00000018	16125+	LGF	R1, V4ADDR		load v4 source	
00011494	E741 0000 0006		00000000	16126+	VL	v4, 0(R1)		use v24 to test decoder	
0001149A				16129+	DS	0H		E788 VEVAL	
0001149A	E7			16130+	DC	X'E7'		- Vector Evaluate	
0001149B	12			16131+	DC	X'12'		v1, v2	
0001149C	30			16132+	DC	X'30'		v3, reserved	
0001149D	88			16133+	DC	HL1'136'		i5	
0001149E	40			16134+	DC	x'40'		v4, RXB	
0001149F	88			16135+	DC	X'88'			
000114A0	E710 5030 000E		00011450	16137+	VST	V1, V10333		save v1 output	
000114A6	07FB			16138+	BR	R11		return	
000114A8				16139+RE333	DC	0F		xl16 expected result	
000114A8				16140+	DROP	R5			
000114A8	00000000 11111111			16141	DC	XL16'00000000 11111111 22222222 44444444'		result	
000114B0	22222222 44444444								
000114B8	33333333 55555555			16142	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
000114C0	99999999 AAAAAAAA								
000114C8	11111111 22222222			16143	DC	XL16'11111111 22222222 44444444 88888888'		v3	
000114D0	44444444 88888888								
000114D8	FFFFFFFF EEEEEEEE			16144	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
000114E0	DDDDDDDD BBBB BBBB								
				16145					
000114E8				16146	VRI_K	VEVAL, 136			
000114E8		000114E8		16147+	DS	0FD			
000114E8	00011530			16148+	USING	*, R5		base for test data and test routine	
000114EC	014E			16149+T334	DC	A(X334)		address of test routine	
000114EE	00			16150+	DC	H'334'		test number	
000114EF	88			16151+	DC	X'00'			
000114F0	E5C5E5C1 D3404040			16152+	DC	HL1'136'		i5	
000114F8	00011580			16153+	DC	CL8'VEVAL'		instruction name	
000114FC	00011590			16154+	DC	A(RE334+16)		address of v2 source	
00011500	000115A0			16155+	DC	A(RE334+32)		address of v3 source	
00011504	00000010			16156+	DC	A(RE334+48)		address of v4 source	
00011508	00011570			16157+	DC	A(16)		result length	
00011508	00011570			16158+REA334	DC	A(RE334)		result address	
00011510	00000000 00000000			16159+	DS	FD		gap	
00011518	00000000 00000000			16160+V10334	DS	XL16		V1 output	
00011520	00000000 00000000								
00011528	00000000 00000000			16161+	DS	FD		gap	
				16162+*					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00011530				16163+X334	DS	0F			
00011530	B982 0011			16164+	XGR	R1,R1			
00011534	4110 8E94		00001094	16165+	LA	R1,V1FUDGE	load v1 fudge		
00011538	E711 0000 0006		00000000	16166+	VL	v1,0(R1)	use v21 to test decoder		
0001153E	E310 5010 0014		00000010	16167+	LGF	R1,V2ADDR	load v2 source		
00011544	E721 0000 0006		00000000	16168+	VL	v2,0(R1)	use v22 to test decoder		
0001154A	E310 5014 0014		00000014	16169+	LGF	R1,V3ADDR	load v3 source		
00011550	E731 0000 0006		00000000	16170+	VL	v3,0(R1)	use v23 to test decoder		
00011556	E310 5018 0014		00000018	16171+	LGF	R1,V4ADDR	load v4 source		
0001155C	E741 0000 0006		00000000	16172+	VL	v4,0(R1)	use v24 to test decoder		
00011562				16175+	DS	0H	E788 VEVAL		
00011562	E7			16176+	DC	X'E7'	- Vector Evaluate		
00011563	12			16177+	DC	X'12'	v1, v2		
00011564	30			16178+	DC	X'30'	v3, reserved		
00011565	88			16179+	DC	HL1'136'	i5		
00011566	40			16180+	DC	x'40'	v4, RXB		
00011567	88			16181+	DC	X'88'			
00011568	E710 5030 000E		00011518	16183+	VST	V1,V10334	save v1 output		
0001156E	07FB			16184+	BR	R11	return		
00011570				16185+RE334	DC	0F	xl16 expected result		
00011570				16186+	DROP	R5			
00011570	00000000 00000000			16187	DC	XL16'00000000 00000000 00000000 00000000'	result		
00011578	00000000 00000000								
00011580	33333333 55555555			16188	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00011588	66666666 99999999								
00011590	77777777 BBBB BBBB			16189	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00011598	DDDDDDDD EEEEEEEE								
000115A0	AAAAAAAA CCCCCCCC			16190	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
000115A8	33333333 55555555								
				16191					
				16192 * i5 = 137:		/* 10001 001 +++ */			
				16193	VRI_K	VEVAL,137			
000115B0				16194+	DS	0FD			
000115B0		000115B0		16195+	USING	*,R5	base for test data and test routine		
000115B0	000115F8			16196+T335	DC	A(X335)	address of test routine		
000115B4	014F			16197+	DC	H'335'	test number		
000115B6	00			16198+	DC	X'00'			
000115B7	89			16199+	DC	HL1'137'	i5		
000115B8	E5C5E5C1 D3404040			16200+	DC	CL8'VEVAL'	instruction name		
000115C0	00011648			16201+	DC	A(RE335+16)	address of v2 source		
000115C4	00011658			16202+	DC	A(RE335+32)	address of v3 source		
000115C8	00011668			16203+	DC	A(RE335+48)	address of v4 source		
000115CC	00000010			16204+	DC	A(16)	result length		
000115D0	00011638			16205+REA335	DC	A(RE335)	result address		
000115D8	00000000 00000000			16206+	DS	FD	gap		
000115E0	00000000 00000000			16207+V10335	DS	XL16	V1 output		
000115E8	00000000 00000000								
000115F0	00000000 00000000			16208+	DS	FD	gap		
				16209+*					
000115F8				16210+X335	DS	0F			
000115F8	B982 0011			16211+	XGR	R1,R1			
000115FC	4110 8E94		00001094	16212+	LA	R1,V1FUDGE	load v1 fudge		
00011600	E711 0000 0006		00000000	16213+	VL	v1,0(R1)	use v21 to test decoder		
00011606	E310 5010 0014		00000010	16214+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001160C	E721 0000 0006		00000000	16215+	VL	v2,0(R1)	use v22 to test decoder	
00011612	E310 5014 0014		00000014	16216+	LGF	R1,V3ADDR	load v3 source	
00011618	E731 0000 0006		00000000	16217+	VL	v3,0(R1)	use v23 to test decoder	
0001161E	E310 5018 0014		00000018	16218+	LGF	R1,V4ADDR	load v4 source	
00011624	E741 0000 0006		00000000	16219+	VL	v4,0(R1)	use v24 to test decoder	
0001162A				16222+	DS	0H	E788 VEVAL	
0001162A	E7			16223+	DC	X'E7'	- Vector Evaluate	
0001162B	12			16224+	DC	X'12'	v1, v2	
0001162C	30			16225+	DC	X'30'	v3, reserved	
0001162D	89			16226+	DC	HL1'137'	i5	
0001162E	40			16227+	DC	x'40'	v4, RXB	
0001162F	88			16228+	DC	X'88'		
00011630	E710 5030 000E		000115E0	16230+	VST	V1,V10335	save v1 output	
00011636	07FB			16231+	BR	R11	return	
00011638				16232+RE335	DC	0F	xl16 expected result	
00011638				16233+	DR0P	R5		
00011638	11111111 11111111			16234	DC	XL16'11111111 11111111 22222222 CCCCCCCC'	result	
00011640	22222222 CCCCCCCC							
00011648	33333333 55555555			16235	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00011650	99999999 AAAAAAAA							
00011658	11111111 22222222			16236	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00011660	44444444 88888888							
00011668	FFFFFFFF EEEEEEEE			16237	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00011670	DDDDDDDD BBBB BBBB							
00011678				16238				
00011678				16239	VRI_K	VEVAL,137		
00011678		00011678		16240+	DS	0FD		
00011678	000116C0			16241+	USING	*,R5	base for test data and test routine	
00011678	0150			16242+T336	DC	A(X336)	address of test routine	
0001167C	0150			16243+	DC	H'336'	test number	
0001167E	00			16244+	DC	X'00'		
0001167F	89			16245+	DC	HL1'137'	i5	
00011680	E5C5E5C1 D3404040			16246+	DC	CL8'VEVAL'	instruction name	
00011688	00011710			16247+	DC	A(RE336+16)	address of v2 source	
0001168C	00011720			16248+	DC	A(RE336+32)	address of v3 source	
00011690	00011730			16249+	DC	A(RE336+48)	address of v4 source	
00011694	00000010			16250+	DC	A(16)	result length	
00011698	00011700			16251+REA336	DC	A(RE336)	result address	
000116A0	00000000 00000000			16252+	DS	FD	gap	
000116A8	00000000 00000000			16253+V10336	DS	XL16	V1 output	
000116B0	00000000 00000000							
000116B8	00000000 00000000			16254+	DS	FD	gap	
000116C0				16255+*				
000116C0	B982 0011			16256+X336	DS	0F		
000116C4	4110 8E94		00001094	16257+	XGR	R1,R1		
000116C8	E711 0000 0006		00000000	16258+	LA	R1,V1FUDGE	load v1 fudge	
000116CE	E310 5010 0014		00000010	16259+	VL	v1,0(R1)	use v21 to test decoder	
000116D4	E721 0000 0006		00000000	16260+	LGF	R1,V2ADDR	load v2 source	
000116DA	E310 5014 0014		00000014	16261+	VL	v2,0(R1)	use v22 to test decoder	
000116E0	E731 0000 0006		00000000	16262+	LGF	R1,V3ADDR	load v3 source	
000116E6	E310 5018 0014		00000018	16263+	VL	v3,0(R1)	use v23 to test decoder	
000116EC	E741 0000 0006		00000000	16264+	LGF	R1,V4ADDR	load v4 source	
				16265+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000116F2				16268+	DS	0H		E788 VEVAL	
000116F2	E7			16269+	DC	X'E7'		- Vector Evaluate	
000116F3	12			16270+	DC	X'12'		v1, v2	
000116F4	30			16271+	DC	X'30'		v3, reserved	
000116F5	89			16272+	DC	HL1'137'		i5	
000116F6	40			16273+	DC	x'40'		v4, RXB	
000116F7	88			16274+	DC	X'88'			
000116F8	E710 5030 000E		000116A8	16276+	VST	V1,V10336		save v1 output	
000116FE	07FB			16277+	BR	R11		return	
00011700				16278+RE336	DC	0F		xl16 expected result	
00011700				16279+	DR0P	R5			
00011700	22222222 00000000			16280	DC	XL16'22222222 00000000 00000000 00000000'		result	
00011708	00000000 00000000								
00011710	33333333 55555555			16281	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00011718	66666666 99999999								
00011720	77777777 BBBB BBBB			16282	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00011728	DDDD DDDD EEEEEEEE								
00011730	AAAA AAAA CCCCCCCC			16283	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'		v4	
00011738	33333333 55555555								
				16284					
				16285 * i5 = 138:		/* 10001 010 +++ */			
				16286	VRI_K	VEVAL,138			
00011740				16287+	DS	0FD			
00011740		00011740		16288+	USING	*,R5		base for test data and test routine	
00011740	00011788			16289+T337	DC	A(X337)		address of test routine	
00011744	0151			16290+	DC	H'337'		test number	
00011746	00			16291+	DC	X'00'			
00011747	8A			16292+	DC	HL1'138'		i5	
00011748	E5C5E5C1 D3404040			16293+	DC	CL8'VEVAL'		instruction name	
00011750	000117D8			16294+	DC	A(RE337+16)		address of v2 source	
00011754	000117E8			16295+	DC	A(RE337+32)		address of v3 source	
00011758	000117F8			16296+	DC	A(RE337+48)		address of v4 source	
0001175C	00000010			16297+	DC	A(16)		result length	
00011760	000117C8			16298+REA337	DC	A(RE337)		result address	
00011768	00000000 00000000			16299+	DS	FD		gap	
00011770	00000000 00000000			16300+V10337	DS	XL16		V1 output	
00011778	00000000 00000000								
00011780	00000000 00000000			16301+	DS	FD		gap	
				16302+*					
00011788				16303+X337	DS	0F			
00011788	B982 0011			16304+	XGR	R1,R1			
0001178C	4110 8E94		00001094	16305+	LA	R1,V1FUDGE		load v1 fudge	
00011790	E711 0000 0006		00000000	16306+	VL	v1,0(R1)		use v21 to test decoder	
00011796	E310 5010 0014		00000010	16307+	LGF	R1,V2ADDR		load v2 source	
0001179C	E721 0000 0006		00000000	16308+	VL	v2,0(R1)		use v22 to test decoder	
000117A2	E310 5014 0014		00000014	16309+	LGF	R1,V3ADDR		load v3 source	
000117A8	E731 0000 0006		00000000	16310+	VL	v3,0(R1)		use v23 to test decoder	
000117AE	E310 5018 0014		00000018	16311+	LGF	R1,V4ADDR		load v4 source	
000117B4	E741 0000 0006		00000000	16312+	VL	v4,0(R1)		use v24 to test decoder	
000117BA				16315+	DS	0H		E788 VEVAL	
000117BA	E7			16316+	DC	X'E7'		- Vector Evaluate	
000117BB	12			16317+	DC	X'12'		v1, v2	
000117BC	30			16318+	DC	X'30'		v3, reserved	
000117BD	8A			16319+	DC	HL1'138'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000117BE	40			16320+	DC	x'40'	v4, RXB		
000117BF	88			16321+	DC	X'88'			
000117C0	E710 5030 000E		00011770	16323+	VST	V1,V10337	save v1 output		
000117C6	07FB			16324+	BR	R11	return		
000117C8				16325+RE337	DC	0F	xl16 expected result		
000117C8				16326+	DROP	R5			
000117C8	00000000 11111111			16327	DC	XL16'00000000 11111111 22222222 44444444'	result		
000117D0	22222222 44444444								
000117D8	33333333 55555555			16328	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
000117E0	99999999 AAAAAAAA								
000117E8	11111111 22222222			16329	DC	XL16'11111111 22222222 44444444 88888888'	v3		
000117F0	44444444 88888888								
000117F8	FFFFFFFF EEEEEEEE			16330	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00011800	DDDDDDDD BBBBBBBB								
				16331					
				16332	VRI_K	VEVAL, 138			
00011808				16333+	DS	0FD			
00011808		00011808		16334+	USING	*,R5	base for test data and test routine		
00011808	00011850			16335+T338	DC	A(X338)	address of test routine		
0001180C	0152			16336+	DC	H'338'	test number		
0001180E	00			16337+	DC	X'00'			
0001180F	8A			16338+	DC	HL1'138'	i5		
00011810	E5C5E5C1 D3404040			16339+	DC	CL8'VEVAL'	instruction name		
00011818	000118A0			16340+	DC	A(RE338+16)	address of v2 source		
0001181C	000118B0			16341+	DC	A(RE338+32)	address of v3 source		
00011820	000118C0			16342+	DC	A(RE338+48)	address of v4 source		
00011824	00000010			16343+	DC	A(16)	result length		
00011828	00011890			16344+REA338	DC	A(RE338)	result address		
00011830	00000000 00000000			16345+	DS	FD	gap		
00011838	00000000 00000000			16346+V10338	DS	XL16	V1 output		
00011840	00000000 00000000								
00011848	00000000 00000000			16347+	DS	FD	gap		
				16348+*					
00011850				16349+X338	DS	0F			
00011850	B982 0011			16350+	XGR	R1, R1			
00011854	4110 8E94		00001094	16351+	LA	R1, V1FUDGE	load v1 fudge		
00011858	E711 0000 0006		00000000	16352+	VL	v1, 0(R1)	use v21 to test decoder		
0001185E	E310 5010 0014		00000010	16353+	LGF	R1, V2ADDR	load v2 source		
00011864	E721 0000 0006		00000000	16354+	VL	v2, 0(R1)	use v22 to test decoder		
0001186A	E310 5014 0014		00000014	16355+	LGF	R1, V3ADDR	load v3 source		
00011870	E731 0000 0006		00000000	16356+	VL	v3, 0(R1)	use v23 to test decoder		
00011876	E310 5018 0014		00000018	16357+	LGF	R1, V4ADDR	load v4 source		
0001187C	E741 0000 0006		00000000	16358+	VL	v4, 0(R1)	use v24 to test decoder		
00011882				16361+	DS	0H	E788 VEVAL		
00011882	E7			16362+	DC	X'E7'	- Vector Evaluate		
00011883	12			16363+	DC	X'12'	v1, v2		
00011884	30			16364+	DC	X'30'	v3, reserved		
00011885	8A			16365+	DC	HL1'138'	i5		
00011886	40			16366+	DC	x'40'	v4, RXB		
00011887	88			16367+	DC	X'88'			
00011888	E710 5030 000E		00011838	16369+	VST	V1,V10338	save v1 output		
0001188E	07FB			16370+	BR	R11	return		
00011890				16371+RE338	DC	0F	xl16 expected result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00011890				16372+	DROP	R5			
00011890	11111111 11111111			16373	DC	XL16'	11111111 11111111 44444444 88888888'	result	
00011898	44444444 88888888								
000118A0	33333333 55555555			16374	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
000118A8	66666666 99999999								
000118B0	77777777 BBBB BBBB			16375	DC	XL16'	77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
000118B8	DDDD DDDD EEEEEEEE								
000118C0	AAAA AAAAA CCCCCCCC			16376	DC	XL16'	AAAA AAAAA CCCCCCCC 33333333 55555555'	v4	
000118C8	33333333 55555555								
				16377					
				16378 * i5 = 139:		/* 10001 011 +++ */			
				16379	VRI_K	VEVAL, 139			
000118D0				16380+	DS	0FD			
000118D0		000118D0		16381+	USING	*, R5		base for test data and test routine	
000118D0	00011918			16382+T339	DC	A(X339)		address of test routine	
000118D4	0153			16383+	DC	H'339'		test number	
000118D6	00			16384+	DC	X'00'			
000118D7	8B			16385+	DC	HL1'139'		i5	
000118D8	E5C5E5C1 D3404040			16386+	DC	CL8'VEVAL'		instruction name	
000118E0	00011968			16387+	DC	A(RE339+16)		address of v2 source	
000118E4	00011978			16388+	DC	A(RE339+32)		address of v3 source	
000118E8	00011988			16389+	DC	A(RE339+48)		address of v4 source	
000118EC	00000010			16390+	DC	A(16)		result length	
000118F0	00011958			16391+REA339	DC	A(RE339)		result address	
000118F8	00000000 00000000			16392+	DS	FD		gap	
00011900	00000000 00000000			16393+V10339	DS	XL16		V1 output	
00011908	00000000 00000000								
00011910	00000000 00000000			16394+	DS	FD		gap	
				16395+*					
00011918				16396+X339	DS	0F			
00011918	B982 0011			16397+	XGR	R1, R1			
0001191C	4110 8E94		00001094	16398+	LA	R1, V1FUDGE		load v1 fudge	
00011920	E711 0000 0006		00000000	16399+	VL	v1, 0(R1)		use v21 to test decoder	
00011926	E310 5010 0014		00000010	16400+	LGF	R1, V2ADDR		load v2 source	
0001192C	E721 0000 0006		00000000	16401+	VL	v2, 0(R1)		use v22 to test decoder	
00011932	E310 5014 0014		00000014	16402+	LGF	R1, V3ADDR		load v3 source	
00011938	E731 0000 0006		00000000	16403+	VL	v3, 0(R1)		use v23 to test decoder	
0001193E	E310 5018 0014		00000018	16404+	LGF	R1, V4ADDR		load v4 source	
00011944	E741 0000 0006		00000000	16405+	VL	v4, 0(R1)		use v24 to test decoder	
0001194A				16408+	DS	0H		E788 VEVAL	
0001194A	E7			16409+	DC	X'E7'		- Vector Evaluate	
0001194B	12			16410+	DC	X'12'		v1, v2	
0001194C	30			16411+	DC	X'30'		v3, reserved	
0001194D	8B			16412+	DC	HL1'139'		i5	
0001194E	40			16413+	DC	x'40'		v4, RXB	
0001194F	88			16414+	DC	X'88'			
00011950	E710 5030 000E		00011900	16416+	VST	V1, V10339		save v1 output	
00011956	07FB			16417+	BR	R11		return	
00011958				16418+RE339	DC	0F		xl16 expected result	
00011958				16419+	DROP	R5			
00011958	11111111 11111111			16420	DC	XL16'	11111111 11111111 22222222 CCCCCCCC'	result	
00011960	22222222 CCCCCCCC								
00011968	33333333 55555555			16421	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00011970	99999999 AAAAAAAA								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00011978	11111111	22222222		16422	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00011980	44444444	88888888							
00011988	FFFFFFFF	EEEEEEEE		16423	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00011990	DDDDDDDD	BBBBBBBB							
				16424					
00011998				16425	VRI_K	VEVAL, 139			
00011998			00011998	16426+	DS	0FD			
00011998	000119E0			16427+	USING	*, R5	base for test data and test routine		
00011998	000119E0			16428+T340	DC	A(X340)	address of test routine		
0001199C	0154			16429+	DC	H'340'	test number		
0001199E	00			16430+	DC	X'00'			
0001199F	8B			16431+	DC	HL1'139'	i5		
000119A0	E5C5E5C1	D3404040		16432+	DC	CL8'VEVAL'	instruction name		
000119A8	00011A30			16433+	DC	A(RE340+16)	address of v2 source		
000119AC	00011A40			16434+	DC	A(RE340+32)	address of v3 source		
000119B0	00011A50			16435+	DC	A(RE340+48)	address of v4 source		
000119B4	00000010			16436+	DC	A(16)	result length		
000119B8	00011A20			16437+REA340	DC	A(RE340)	result address		
000119C0	00000000	00000000		16438+	DS	FD	gap		
000119C8	00000000	00000000		16439+V10340	DS	XL16	V1 output		
000119D0	00000000	00000000							
000119D8	00000000	00000000		16440+	DS	FD	gap		
				16441+*					
000119E0				16442+X340	DS	0F			
000119E0	B982 0011			16443+	XGR	R1, R1			
000119E4	4110 8E94		00001094	16444+	LA	R1, V1FUDGE	load v1 fudge		
000119E8	E711 0000 0006		00000000	16445+	VL	v1, 0(R1)	use v21 to test decoder		
000119EE	E310 5010 0014		00000010	16446+	LGF	R1, V2ADDR	load v2 source		
000119F4	E721 0000 0006		00000000	16447+	VL	v2, 0(R1)	use v22 to test decoder		
000119FA	E310 5014 0014		00000014	16448+	LGF	R1, V3ADDR	load v3 source		
00011A00	E731 0000 0006		00000000	16449+	VL	v3, 0(R1)	use v23 to test decoder		
00011A06	E310 5018 0014		00000018	16450+	LGF	R1, V4ADDR	load v4 source		
00011A0C	E741 0000 0006		00000000	16451+	VL	v4, 0(R1)	use v24 to test decoder		
00011A12				16454+	DS	0H	E788 VEVAL		
00011A12	E7			16455+	DC	X'E7'	- Vector Evaluate		
00011A13	12			16456+	DC	X'12'	v1, v2		
00011A14	30			16457+	DC	X'30'	v3, reserved		
00011A15	8B			16458+	DC	HL1'139'	i5		
00011A16	40			16459+	DC	x'40'	v4, RXB		
00011A17	88			16460+	DC	X'88'			
00011A18	E710 5030 000E		000119C8	16462+	VST	V1, V10340	save v1 output		
00011A1E	07FB			16463+	BR	R11	return		
00011A20				16464+RE340	DC	0F	xl16 expected result		
00011A20				16465+	DROP	R5			
00011A20	33333333	11111111		16466	DC	XL16'	33333333 11111111 44444444 88888888'	result	
00011A28	44444444	88888888							
00011A30	33333333	55555555		16467	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00011A38	66666666	99999999							
00011A40	77777777	BBBBBBBB		16468	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00011A48	DDDDDDDD	EEEEEEEE							
00011A50	AAAAAAAA	CCCCCCCC		16469	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00011A58	33333333	55555555							
				16470					
				16471	*	i5 = 141:	/* 10001 101 +++ */		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00011A60				16472	VRI_K	VEVAL, 141			
00011A60				16473+	DS	0FD			
00011A60		00011A60		16474+	USING	*, R5		base for test data and test routine	
00011A60	00011AA8			16475+T341	DC	A(X341)		address of test routine	
00011A64	0155			16476+	DC	H'341'		test number	
00011A66	00			16477+	DC	X'00'			
00011A67	8D			16478+	DC	HL1'141'		i5	
00011A68	E5C5E5C1 D3404040			16479+	DC	CL8'VEVAL'		instruction name	
00011A70	00011AF8			16480+	DC	A(RE341+16)		address of v2 source	
00011A74	00011B08			16481+	DC	A(RE341+32)		address of v3 source	
00011A78	00011B18			16482+	DC	A(RE341+48)		address of v4 source	
00011A7C	00000010			16483+	DC	A(16)		result length	
00011A80	00011AE8			16484+REA341	DC	A(RE341)		result address	
00011A88	00000000 00000000			16485+	DS	FD		gap	
00011A90	00000000 00000000			16486+V10341	DS	XL16		V1 output	
00011A98	00000000 00000000								
00011AA0	00000000 00000000			16487+	DS	FD		gap	
00011AA8				16488+*					
00011AA8	B982 0011			16489+X341	DS	0F			
00011AAC	4110 8E94		00001094	16490+	XGR	R1, R1			
00011AB0	E711 0000 0006		00000000	16491+	LA	R1, V1FUDGE		load v1 fudge	
00011AB6	E310 5010 0014		00000010	16492+	VL	v1, 0(R1)		use v21 to test decoder	
00011ABC	E721 0000 0006		00000000	16493+	LGF	R1, V2ADDR		load v2 source	
00011AC2	E310 5014 0014		00000014	16494+	VL	v2, 0(R1)		use v22 to test decoder	
00011AC8	E731 0000 0006		00000000	16495+	LGF	R1, V3ADDR		load v3 source	
00011ACE	E310 5018 0014		00000018	16496+	VL	v3, 0(R1)		use v23 to test decoder	
00011AD4	E741 0000 0006		00000000	16497+	LGF	R1, V4ADDR		load v4 source	
00011AD4				16498+	VL	v4, 0(R1)		use v24 to test decoder	
00011ADA				16501+	DS	0H		E788 VEVAL	
00011ADA	E7			16502+	DC	X'E7'		- Vector Evaluate	
00011ADB	12			16503+	DC	X'12'		v1, v2	
00011ADC	30			16504+	DC	X'30'		v3, reserved	
00011ADD	8D			16505+	DC	HL1'141'		i5	
00011ADE	40			16506+	DC	x'40'		v4, RXB	
00011ADF	88			16507+	DC	X'88'			
00011AE0	E710 5030 000E		00011A90	16509+	VST	V1, V10341		save v1 output	
00011AE6	07FB			16510+	BR	R11		return	
00011AE8				16511+RE341	DC	0F		xl16 expected result	
00011AE8				16512+	DROP	R5			
00011AE8	33333333 55555555			16513	DC	XL16'33333333 55555555 BBBB BBBB EEEEEEEE'		result	
00011AF0	BBBBBBBBB EEEEEEEE								
00011AF8	33333333 55555555			16514	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00011B00	99999999 AAAAAAAA								
00011B08	11111111 22222222			16515	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00011B10	44444444 88888888								
00011B18	FFFFFFFF EEEEEEEE			16516	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
00011B20	DDDDDDDDD BBBB BBBB								
00011B28				16517					
00011B28				16518	VRI_K	VEVAL, 141			
00011B28		00011B28		16519+	DS	0FD			
00011B28	00011B70			16520+	USING	*, R5		base for test data and test routine	
00011B2C	0156			16521+T342	DC	A(X342)		address of test routine	
00011B2E	00			16522+	DC	H'342'		test number	
00011B2E				16523+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00011B2F	8D			16524+	DC	HL1'141'	i5		
00011B30	E5C5E5C1 D3404040			16525+	DC	CL8'VEVAL'	instruction name		
00011B38	00011BC0			16526+	DC	A(RE342+16)	address of v2 source		
00011B3C	00011BD0			16527+	DC	A(RE342+32)	address of v3 source		
00011B40	00011BE0			16528+	DC	A(RE342+48)	address of v4 source		
00011B44	00000010			16529+	DC	A(16)	result length		
00011B48	00011BB0			16530+REA342	DC	A(RE342)	result address		
00011B50	00000000 00000000			16531+	DS	FD	gap		
00011B58	00000000 00000000			16532+V10342	DS	XL16	V1 output		
00011B60	00000000 00000000								
00011B68	00000000 00000000			16533+	DS	FD	gap		
				16534+*					
00011B70				16535+X342	DS	0F			
00011B70	B982 0011			16536+	XGR	R1,R1			
00011B74	4110 8E94		00001094	16537+	LA	R1,V1FUDGE	load v1 fudge		
00011B78	E711 0000 0006		00000000	16538+	VL	v1,0(R1)	use v21 to test decoder		
00011B7E	E310 5010 0014		00000010	16539+	LGF	R1,V2ADDR	load v2 source		
00011B84	E721 0000 0006		00000000	16540+	VL	v2,0(R1)	use v22 to test decoder		
00011B8A	E310 5014 0014		00000014	16541+	LGF	R1,V3ADDR	load v3 source		
00011B90	E731 0000 0006		00000000	16542+	VL	v3,0(R1)	use v23 to test decoder		
00011B96	E310 5018 0014		00000018	16543+	LGF	R1,V4ADDR	load v4 source		
00011B9C	E741 0000 0006		00000000	16544+	VL	v4,0(R1)	use v24 to test decoder		
00011BA2				16547+	DS	0H	E788 VEVAL		
00011BA2	E7			16548+	DC	X'E7'	- Vector Evaluate		
00011BA3	12			16549+	DC	X'12'	v1, v2		
00011BA4	30			16550+	DC	X'30'	v3, reserved		
00011BA5	8D			16551+	DC	HL1'141'	i5		
00011BA6	40			16552+	DC	x'40'	v4, RXB		
00011BA7	88			16553+	DC	X'88'			
00011BA8	E710 5030 000E		00011B58	16555+	VST	V1,V10342	save v1 output		
00011BAE	07FB			16556+	BR	R11	return		
00011BB0				16557+RE342	DC	0F	xl16 expected result		
00011BB0				16558+	DROP	R5			
00011BB0	22222222 44444444			16559	DC	XL16'22222222 44444444 22222222 11111111'	result		
00011BB8	22222222 11111111								
00011BC0	33333333 55555555			16560	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00011BC8	66666666 99999999								
00011BD0	77777777 BBBB BBBB			16561	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00011BD8	DDDDDDDD EEEEEEEE								
00011BE0	AAAAAAAA CCCCCCCC			16562	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00011BE8	33333333 55555555								
				16563					
				16564					
				16565 * Row 18					
				16566 * i5 = 145:		/* 10010 001 +++ */			
				16567	VRI_K	VEVAL,145			
00011BF0				16568+	DS	0FD			
00011BF0		00011BF0		16569+	USING	*,R5	base for test data and test routine		
00011BF0	00011C38			16570+T343	DC	A(X343)	address of test routine		
00011BF4	0157			16571+	DC	H'343'	test number		
00011BF6	00			16572+	DC	X'00'			
00011BF7	91			16573+	DC	HL1'145'	i5		
00011BF8	E5C5E5C1 D3404040			16574+	DC	CL8'VEVAL'	instruction name		
00011C00	00011C88			16575+	DC	A(RE343+16)	address of v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00011C04	00011C98			16576+	DC	A(RE343+32)	address of v3 source	
00011C08	00011CA8			16577+	DC	A(RE343+48)	address of v4 source	
00011C0C	00000010			16578+	DC	A(16)	result length	
00011C10	00011C78			16579+REA343	DC	A(RE343)	result address	
00011C18	00000000 00000000			16580+	DS	FD	gap	
00011C20	00000000 00000000			16581+V10343	DS	XL16	V1 output	
00011C28	00000000 00000000							
00011C30	00000000 00000000			16582+	DS	FD	gap	
				16583+*				
00011C38				16584+X343	DS	0F		
00011C38	B982 0011			16585+	XGR	R1, R1		
00011C3C	4110 8E94		00001094	16586+	LA	R1, V1FUDGE	load v1 fudge	
00011C40	E711 0000 0006		00000000	16587+	VL	v1, 0(R1)	use v21 to test decoder	
00011C46	E310 5010 0014		00000010	16588+	LGF	R1, V2ADDR	load v2 source	
00011C4C	E721 0000 0006		00000000	16589+	VL	v2, 0(R1)	use v22 to test decoder	
00011C52	E310 5014 0014		00000014	16590+	LGF	R1, V3ADDR	load v3 source	
00011C58	E731 0000 0006		00000000	16591+	VL	v3, 0(R1)	use v23 to test decoder	
00011C5E	E310 5018 0014		00000018	16592+	LGF	R1, V4ADDR	load v4 source	
00011C64	E741 0000 0006		00000000	16593+	VL	v4, 0(R1)	use v24 to test decoder	
00011C6A				16596+	DS	0H	E788 VEVAL	
00011C6A	E7			16597+	DC	X'E7'	- Vector Evaluate	
00011C6B	12			16598+	DC	X'12'	v1, v2	
00011C6C	30			16599+	DC	X'30'	v3, reserved	
00011C6D	91			16600+	DC	HL1'145'	i5	
00011C6E	40			16601+	DC	x'40'	v4, RXB	
00011C6F	88			16602+	DC	X'88'		
00011C70	E710 5030 000E		00011C20	16604+	VST	V1, V10343	save v1 output	
00011C76	07FB			16605+	BR	R11	return	
00011C78				16606+RE343	DC	0F	xl16 expected result	
00011C78				16607+	DROP	R5		
00011C78	11111111 22222222			16608	DC	XL16'11111111 22222222 66666666 CCCCCCCC'	result	
00011C80	66666666 CCCCCCCC							
00011C88	33333333 55555555			16609	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00011C90	99999999 AAAAAAAA							
00011C98	11111111 22222222			16610	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00011CA0	44444444 88888888							
00011CA8	FFFFFFFF EEEEEEEE			16611	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00011CB0	DDDDDDDD BBBB BBBB							
				16612				
00011CB8				16613	VRI_K	VEVAL, 145		
00011CB8		00011CB8		16614+	DS	0FD		
00011CB8	00011D00			16615+	USING	*, R5	base for test data and test routine	
00011CBC	0158			16616+T344	DC	A(X344)	address of test routine	
00011CBE	00			16617+	DC	H'344'	test number	
00011CBF	91			16618+	DC	X'00'		
00011CC0	E5C5E5C1 D3404040			16619+	DC	HL1'145'	i5	
00011CC8	00011D50			16620+	DC	CL8'VEVAL'	instruction name	
00011CCC	00011D60			16621+	DC	A(RE344+16)	address of v2 source	
00011CD0	00011D70			16622+	DC	A(RE344+32)	address of v3 source	
00011CD4	00000010			16623+	DC	A(RE344+48)	address of v4 source	
00011CD8	00011D40			16624+	DC	A(16)	result length	
00011CE0	00000000 00000000			16625+REA344	DC	A(RE344)	result address	
00011CE8	00000000 00000000			16626+	DS	FD	gap	
				16627+V10344	DS	XL16	V1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00011CF0	00000000 00000000								
00011CF8	00000000 00000000			16628+	DS	FD	gap		
				16629+*					
00011D00				16630+X344	DS	0F			
00011D00	B982 0011			16631+	XGR	R1,R1			
00011D04	4110 8E94		00001094	16632+	LA	R1,V1FUDGE	load v1 fudge		
00011D08	E711 0000 0006		00000000	16633+	VL	v1,0(R1)	use v21 to test decoder		
00011D0E	E310 5010 0014		00000010	16634+	LGF	R1,V2ADDR	load v2 source		
00011D14	E721 0000 0006		00000000	16635+	VL	v2,0(R1)	use v22 to test decoder		
00011D1A	E310 5014 0014		00000014	16636+	LGF	R1,V3ADDR	load v3 source		
00011D20	E731 0000 0006		00000000	16637+	VL	v3,0(R1)	use v23 to test decoder		
00011D26	E310 5018 0014		00000018	16638+	LGF	R1,V4ADDR	load v4 source		
00011D2C	E741 0000 0006		00000000	16639+	VL	v4,0(R1)	use v24 to test decoder		
00011D32				16642+	DS	0H	E788 VEVAL		
00011D32	E7			16643+	DC	X'E7'	- Vector Evaluate		
00011D33	12			16644+	DC	X'12'	v1, v2		
00011D34	30			16645+	DC	X'30'	v3, reserved		
00011D35	91			16646+	DC	HL1'145'	i5		
00011D36	40			16647+	DC	x'40'	v4, RXB		
00011D37	88			16648+	DC	X'88'			
00011D38	E710 5030 000E		00011CE8	16650+	VST	V1,V10344	save v1 output		
00011D3E	07FB			16651+	BR	R11	return		
00011D40				16652+RE344	DC	0F	xl16 expected result		
00011D40				16653+	DROP	R5			
00011D40	22222222 88888888			16654	DC	XL16'22222222 88888888 11111111 44444444'	result		
00011D48	11111111 44444444								
00011D50	33333333 55555555			16655	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00011D58	66666666 99999999								
00011D60	77777777 BBBB BBBB			16656	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00011D68	DDDD DDDD EEEEEEEE								
00011D70	AAAA AAAA CCCCCCCC			16657	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
00011D78	33333333 55555555								
				16658					
				16659 * i5 = 146:	/*	10010 010 +++ */			
				16660	VRI_K	VEVAL,146			
00011D80				16661+	DS	0FD			
00011D80		00011D80		16662+	USING	*,R5	base for test data and test routine		
00011D80	00011DC8			16663+T345	DC	A(X345)	address of test routine		
00011D84	0159			16664+	DC	H'345'	test number		
00011D86	00			16665+	DC	X'00'			
00011D87	92			16666+	DC	HL1'146'	i5		
00011D88	E5C5E5C1 D3404040			16667+	DC	CL8'VEVAL'	instruction name		
00011D90	00011E18			16668+	DC	A(RE345+16)	address of v2 source		
00011D94	00011E28			16669+	DC	A(RE345+32)	address of v3 source		
00011D98	00011E38			16670+	DC	A(RE345+48)	address of v4 source		
00011D9C	00000010			16671+	DC	A(16)	result length		
00011DA0	00011E08			16672+REA345	DC	A(RE345)	result address		
00011DA8	00000000 00000000			16673+	DS	FD	gap		
00011DB0	00000000 00000000			16674+V10345	DS	XL16	V1 output		
00011DB8	00000000 00000000								
00011DC0	00000000 00000000			16675+	DS	FD	gap		
				16676+*					
00011DC8				16677+X345	DS	0F			
00011DC8	B982 0011			16678+	XGR	R1,R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00011DCC	4110 8E94		00001094	16679+	LA	R1,V1FUDGE	load v1 fudge		
00011DD0	E711 0000 0006		00000000	16680+	VL	v1,0(R1)	use v21 to test decoder		
00011DD6	E310 5010 0014		00000010	16681+	LGF	R1,V2ADDR	load v2 source		
00011DDC	E721 0000 0006		00000000	16682+	VL	v2,0(R1)	use v22 to test decoder		
00011DE2	E310 5014 0014		00000014	16683+	LGF	R1,V3ADDR	load v3 source		
00011DE8	E731 0000 0006		00000000	16684+	VL	v3,0(R1)	use v23 to test decoder		
00011DEE	E310 5018 0014		00000018	16685+	LGF	R1,V4ADDR	load v4 source		
00011DF4	E741 0000 0006		00000000	16686+	VL	v4,0(R1)	use v24 to test decoder		
00011DFA				16689+	DS	0H	E788 VEVAL		
00011DFA	E7			16690+	DC	X'E7'	- Vector Evaluate		
00011DFB	12			16691+	DC	X'12'	v1, v2		
00011DFC	30			16692+	DC	X'30'	v3, reserved		
00011DFD	92			16693+	DC	HL1'146'	i5		
00011DFE	40			16694+	DC	x'40'	v4, RXB		
00011DFF	88			16695+	DC	X'88'			
00011E00	E710 5030 000E		00011DB0	16697+	VST	V1,V10345	save v1 output		
00011E06	07FB			16698+	BR	R11	return		
00011E08				16699+RE345	DC	0F	xl16 expected result		
00011E08				16700+	DROP	R5			
00011E08	00000000 22222222			16701	DC	XL16'00000000 22222222 66666666 44444444'	result		
00011E10	66666666 44444444								
00011E18	33333333 55555555			16702	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00011E20	99999999 AAAAAAAA								
00011E28	11111111 22222222			16703	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00011E30	44444444 88888888								
00011E38	FFFFFFFF EEEEEEEE			16704	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00011E40	DDDDDDDD BBBBBBBB								
00011E48				16705					
00011E48				16706	VRI_K	VEVAL,146			
00011E48		00011E48		16707+	DS	0FD			
00011E48	00011E90			16708+	USING	*,R5	base for test data and test routine		
00011E4C	015A			16709+T346	DC	A(X346)	address of test routine		
00011E4E	00			16710+	DC	H'346'	test number		
00011E4F	92			16711+	DC	X'00'			
00011E50	E5C5E5C1 D3404040			16712+	DC	HL1'146'	i5		
00011E58	00011EE0			16713+	DC	CL8'VEVAL'	instruction name		
00011E5C	00011EF0			16714+	DC	A(RE346+16)	address of v2 source		
00011E60	00011F00			16715+	DC	A(RE346+32)	address of v3 source		
00011E64	00000010			16716+	DC	A(RE346+48)	address of v4 source		
00011E68	00011ED0			16717+	DC	A(16)	result length		
00011E70	00000000 00000000			16718+REA346	DC	A(RE346)	result address		
00011E78	00000000 00000000			16719+	DS	FD	gap		
00011E80	00000000 00000000			16720+V10346	DS	XL16	V1 output		
00011E88	00000000 00000000								
00011E90				16721+	DS	FD	gap		
00011E90	B982 0011			16722+*					
00011E90				16723+X346	DS	0F			
00011E94	4110 8E94		00001094	16724+	XGR	R1,R1			
00011E98	E711 0000 0006		00000000	16725+	LA	R1,V1FUDGE	load v1 fudge		
00011E9E	E310 5010 0014		00000010	16726+	VL	v1,0(R1)	use v21 to test decoder		
00011EA4	E721 0000 0006		00000000	16727+	LGF	R1,V2ADDR	load v2 source		
00011EA4	E721 0000 0006		00000000	16728+	VL	v2,0(R1)	use v22 to test decoder		
00011EAA	E310 5014 0014		00000014	16729+	LGF	R1,V3ADDR	load v3 source		
00011EB0	E731 0000 0006		00000000	16730+	VL	v3,0(R1)	use v23 to test decoder		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00011EB6	E310 5018 0014		00000018	16731+	LGF	R1,V4ADDR	load v4 source	
00011EBC	E741 0000 0006		00000000	16732+	VL	v4,0(R1)	use v24 to test decoder	
00011EC2				16735+	DS	0H	E788 VEVAL	
00011EC2	E7			16736+	DC	X'E7'	- Vector Evaluate	
00011EC3	12			16737+	DC	X'12'	v1, v2	
00011EC4	30			16738+	DC	X'30'	v3, reserved	
00011EC5	92			16739+	DC	HL1'146'	i5	
00011EC6	40			16740+	DC	x'40'	v4, RXB	
00011EC7	88			16741+	DC	X'88'		
00011EC8	E710 5030 000E		00011E78	16743+	VST	V1,V10346	save v1 output	
00011ECE	07FB			16744+	BR	R11	return	
00011ED0				16745+RE346	DC	0F	xl16 expected result	
00011ED0				16746+	DR0P	R5		
00011ED0	11111111 99999999			16747	DC	XL16'11111111 99999999 55555555 CCCCCCCC'	result	
00011ED8	55555555 CCCCCCCC							
00011EE0	33333333 55555555			16748	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00011EE8	66666666 99999999							
00011EF0	77777777 BBBB BBBB			16749	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00011EF8	DDDD DDDD EEEEEEEE							
00011F00	AAAA AAAA CCCCCCCC			16750	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4	
00011F08	33333333 55555555							
00011F10				16751				
00011F10				16752 * i5 = 147:		/* 10010 011 +++ */		
00011F10				16753	VRI_K	VEVAL,147		
00011F10				16754+	DS	0FD		
00011F10	00011F58	00011F10		16755+	USING	*,R5	base for test data and test routine	
00011F14	015B			16756+T347	DC	A(X347)	address of test routine	
00011F16	00			16757+	DC	H'347'	test number	
00011F17	93			16758+	DC	X'00'		
00011F18	E5C5E5C1 D3404040			16759+	DC	HL1'147'	i5	
00011F20	00011FA8			16760+	DC	CL8'VEVAL'	instruction name	
00011F24	00011FB8			16761+	DC	A(RE347+16)	address of v2 source	
00011F28	00011FC8			16762+	DC	A(RE347+32)	address of v3 source	
00011F2C	00000010			16763+	DC	A(RE347+48)	address of v4 source	
00011F30	00011F98			16764+	DC	A(16)	result length	
00011F38	00000000 00000000			16765+REA347	DC	A(RE347)	result address	
00011F40	00000000 00000000			16766+	DS	FD	gap	
00011F48	00000000 00000000			16767+V10347	DS	XL16	V1 output	
00011F50	00000000 00000000			16768+	DS	FD	gap	
00011F58				16769+*				
00011F58	B982 0011			16770+X347	DS	0F		
00011F5C	4110 8E94		00001094	16771+	XGR	R1,R1		
00011F60	E711 0000 0006		00000000	16772+	LA	R1,V1FUDGE	load v1 fudge	
00011F66	E310 5010 0014		00000010	16773+	VL	v1,0(R1)	use v21 to test decoder	
00011F6C	E721 0000 0006		00000000	16774+	LGF	R1,V2ADDR	load v2 source	
00011F72	E310 5014 0014		00000014	16775+	VL	v2,0(R1)	use v22 to test decoder	
00011F78	E731 0000 0006		00000000	16776+	LGF	R1,V3ADDR	load v3 source	
00011F7E	E310 5018 0014		00000018	16777+	VL	v3,0(R1)	use v23 to test decoder	
00011F84	E741 0000 0006		00000000	16778+	LGF	R1,V4ADDR	load v4 source	
00011F8A				16779+	VL	v4,0(R1)	use v24 to test decoder	
00011F8A	E7			16782+	DS	0H	E788 VEVAL	
00011F8A				16783+	DC	X'E7'	- Vector Evaluate	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00011F8B	12			16784+	DC	X'12'		v1, v2	
00011F8C	30			16785+	DC	X'30'		v3, reserved	
00011F8D	93			16786+	DC	HL1'147'		i5	
00011F8E	40			16787+	DC	x'40'		v4, RXB	
00011F8F	88			16788+	DC	X'88'			
00011F90	E710 5030 000E		00011F40	16790+	VST	V1,V10347		save v1 output	
00011F96	07FB			16791+	BR	R11		return	
00011F98				16792+RE347	DC	0F		xl16 expected result	
00011F98				16793+	DR0P	R5			
00011F98	11111111 22222222			16794	DC	XL16'11111111 22222222 66666666 CCCCCCCC'		result	
00011FA0	66666666 CCCCCCCC								
00011FA8	33333333 55555555			16795	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00011FB0	99999999 AAAAAAAA								
00011FB8	11111111 22222222			16796	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00011FC0	44444444 88888888								
00011FC8	FFFFFFFF EEEEEEEE			16797	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00011FD0	DDDDDDDD BBBBBBBB								
				16798					
				16799	VRI_K	VEVAL, 147			
00011FD8				16800+	DS	0FD			
00011FD8		00011FD8		16801+	USING	*,R5		base for test data and test routine	
00011FD8	00012020			16802+T348	DC	A(X348)		address of test routine	
00011FDC	015C			16803+	DC	H'348'		test number	
00011FDE	00			16804+	DC	X'00'			
00011FDF	93			16805+	DC	HL1'147'		i5	
00011FE0	E5C5E5C1 D3404040			16806+	DC	CL8'VEVAL'		instruction name	
00011FE8	00012070			16807+	DC	A(RE348+16)		address of v2 source	
00011FEC	00012080			16808+	DC	A(RE348+32)		address of v3 source	
00011FF0	00012090			16809+	DC	A(RE348+48)		address of v4 source	
00011FF4	00000010			16810+	DC	A(16)		result length	
00011FF8	00012060			16811+REA348	DC	A(RE348)		result address	
00012000	00000000 00000000			16812+	DS	FD		gap	
00012008	00000000 00000000			16813+V10348	DS	XL16		V1 output	
00012010	00000000 00000000								
00012018	00000000 00000000			16814+	DS	FD		gap	
				16815+*					
00012020				16816+X348	DS	0F			
00012020	B982 0011			16817+	XGR	R1,R1			
00012024	4110 8E94		00001094	16818+	LA	R1,V1FUDGE		load v1 fudge	
00012028	E711 0000 0006		00000000	16819+	VL	v1,0(R1)		use v21 to test decoder	
0001202E	E310 5010 0014		00000010	16820+	LGF	R1,V2ADDR		load v2 source	
00012034	E721 0000 0006		00000000	16821+	VL	v2,0(R1)		use v22 to test decoder	
0001203A	E310 5014 0014		00000014	16822+	LGF	R1,V3ADDR		load v3 source	
00012040	E731 0000 0006		00000000	16823+	VL	v3,0(R1)		use v23 to test decoder	
00012046	E310 5018 0014		00000018	16824+	LGF	R1,V4ADDR		load v4 source	
0001204C	E741 0000 0006		00000000	16825+	VL	v4,0(R1)		use v24 to test decoder	
00012052				16828+	DS	0H		E788 VEVAL	
00012052	E7			16829+	DC	X'E7'		- Vector Evaluate	
00012053	12			16830+	DC	X'12'		v1, v2	
00012054	30			16831+	DC	X'30'		v3, reserved	
00012055	93			16832+	DC	HL1'147'		i5	
00012056	40			16833+	DC	x'40'		v4, RXB	
00012057	88			16834+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00012058	E710 5030 000E		00012008	16836+	VST	V1,V10348	save v1 output		
0001205E	07FB			16837+	BR	R11	return		
00012060				16838+RE348	DC	0F	xl16 expected result		
00012060				16839+	DROP	R5			
00012060	33333333 99999999			16840	DC	XL16'33333333 99999999 55555555 CCCCCCCC'	result		
00012068	55555555 CCCCCCCC								
00012070	33333333 55555555		16841		DC	XL16'33333333 55555555 66666666 99999999'	v2		
00012078	66666666 99999999								
00012080	77777777 BBBB BBBB		16842		DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00012088	DDDDDDDD EEEEEEEE								
00012090	AAAAAAAA CCCCCCCC		16843		DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00012098	33333333 55555555								
				16844					
				16845 * i5 = 148:	/*	10010 100 +++ */			
				16846	VRI_K	VEVAL,148			
000120A0				16847+	DS	0FD			
000120A0		000120A0		16848+	USING	*,R5	base for test data and test routine		
000120A0	000120E8			16849+T349	DC	A(X349)	address of test routine		
000120A4	015D			16850+	DC	H'349'	test number		
000120A6	00			16851+	DC	X'00'			
000120A7	94			16852+	DC	HL1'148'	i5		
000120A8	E5C5E5C1 D3404040			16853+	DC	CL8'VEVAL'	instruction name		
000120B0	00012138			16854+	DC	A(RE349+16)	address of v2 source		
000120B4	00012148			16855+	DC	A(RE349+32)	address of v3 source		
000120B8	00012158			16856+	DC	A(RE349+48)	address of v4 source		
000120BC	00000010			16857+	DC	A(16)	result length		
000120C0	00012128			16858+REA349	DC	A(RE349)	result address		
000120C8	00000000 00000000			16859+	DS	FD	gap		
000120D0	00000000 00000000			16860+V10349	DS	XL16	V1 output		
000120D8	00000000 00000000								
000120E0	00000000 00000000			16861+	DS	FD	gap		
				16862+*					
000120E8				16863+X349	DS	0F			
000120E8	B982 0011			16864+	XGR	R1,R1			
000120EC	4110 8E94		00001094	16865+	LA	R1,V1FUDGE	load v1 fudge		
000120F0	E711 0000 0006		00000000	16866+	VL	v1,0(R1)	use v21 to test decoder		
000120F6	E310 5010 0014		00000010	16867+	LGF	R1,V2ADDR	load v2 source		
000120FC	E721 0000 0006		00000000	16868+	VL	v2,0(R1)	use v22 to test decoder		
00012102	E310 5014 0014		00000014	16869+	LGF	R1,V3ADDR	load v3 source		
00012108	E731 0000 0006		00000000	16870+	VL	v3,0(R1)	use v23 to test decoder		
0001210E	E310 5018 0014		00000018	16871+	LGF	R1,V4ADDR	load v4 source		
00012114	E741 0000 0006		00000000	16872+	VL	v4,0(R1)	use v24 to test decoder		
0001211A				16875+	DS	0H	E788 VEVAL		
0001211A	E7			16876+	DC	X'E7'	- Vector Evaluate		
0001211B	12			16877+	DC	X'12'	v1, v2		
0001211C	30			16878+	DC	X'30'	v3, reserved		
0001211D	94			16879+	DC	HL1'148'	i5		
0001211E	40			16880+	DC	x'40'	v4, RXB		
0001211F	88			16881+	DC	X'88'			
00012120	E710 5030 000E		000120D0	16883+	VST	V1,V10349	save v1 output		
00012126	07FB			16884+	BR	R11	return		
00012128				16885+RE349	DC	0F	xl16 expected result		
00012128				16886+	DROP	R5			
00012128	22222222 66666666			16887	DC	XL16'22222222 66666666 FFFFFFFF 66666666'	result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00012130	FFFFFFFF	66666666								
00012138	33333333	55555555		16888	DC	XL16	'33333333 55555555 99999999 AAAAAAAA'	v2		
00012140	99999999	AAAAAAA								
00012148	11111111	22222222		16889	DC	XL16	'11111111 22222222 44444444 88888888'	v3		
00012150	44444444	88888888								
00012158	FFFFFFFF	EEEEEEEE		16890	DC	XL16	'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00012160	DDDDDDDD	BBBBBBBB								
				16891						
				16892	VRI_K	VEVAL, 148				
00012168				16893+	DS	0FD				
00012168			00012168	16894+	USING	*, R5	base for test data and test routine			
00012168	000121B0			16895+T350	DC	A(X350)	address of test routine			
0001216C	015E			16896+	DC	H'350'	test number			
0001216E	00			16897+	DC	X'00'				
0001216F	94			16898+	DC	HL1'148'	i5			
00012170	E5C5E5C1	D3404040		16899+	DC	CL8'VEVAL'	instruction name			
00012178	00012200			16900+	DC	A(RE350+16)	address of v2 source			
0001217C	00012210			16901+	DC	A(RE350+32)	address of v3 source			
00012180	00012220			16902+	DC	A(RE350+48)	address of v4 source			
00012184	00000010			16903+	DC	A(16)	result length			
00012188	000121F0			16904+REA350	DC	A(RE350)	result address			
00012190	00000000	00000000		16905+	DS	FD	gap			
00012198	00000000	00000000		16906+V10350	DS	XL16	V1 output			
000121A0	00000000	00000000								
000121A8	00000000	00000000		16907+	DS	FD	gap			
				16908+*						
000121B0				16909+X350	DS	0F				
000121B0	B982 0011			16910+	XGR	R1, R1				
000121B4	4110 8E94		00001094	16911+	LA	R1, V1FUDGE	load v1 fudge			
000121B8	E711 0000 0006		00000000	16912+	VL	v1, 0(R1)	use v21 to test decoder			
000121BE	E310 5010 0014		00000010	16913+	LGF	R1, V2ADDR	load v2 source			
000121C4	E721 0000 0006		00000000	16914+	VL	v2, 0(R1)	use v22 to test decoder			
000121CA	E310 5014 0014		00000014	16915+	LGF	R1, V3ADDR	load v3 source			
000121D0	E731 0000 0006		00000000	16916+	VL	v3, 0(R1)	use v23 to test decoder			
000121D6	E310 5018 0014		00000018	16917+	LGF	R1, V4ADDR	load v4 source			
000121DC	E741 0000 0006		00000000	16918+	VL	v4, 0(R1)	use v24 to test decoder			
				16921+	DS	0H	E788 VEVAL			
000121E2	E7			16922+	DC	X'E7'	- Vector Evaluate			
000121E3	12			16923+	DC	X'12'	v1, v2			
000121E4	30			16924+	DC	X'30'	v3, reserved			
000121E5	94			16925+	DC	HL1'148'	i5			
000121E6	40			16926+	DC	x'40'	v4, RXB			
000121E7	88			16927+	DC	X'88'				
000121E8	E710 5030 000E		00012198	16929+	VST	V1, V10350	save v1 output			
000121EE	07FB			16930+	BR	R11	return			
000121F0				16931+RE350	DC	0F	xl16 expected result			
000121F0				16932+	DROP	R5				
000121F0	00000000	CCCCCCCC		16933	DC	XL16	'00000000 CCCCCCCC 33333333 55555555'	result		
000121F8	33333333	55555555								
00012200	33333333	55555555		16934	DC	XL16	'33333333 55555555 66666666 99999999'	v2		
00012208	66666666	99999999								
00012210	77777777	BBBBBBBB		16935	DC	XL16	'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
00012218	DDDDDDDD	EEEEEEEE								
00012220	AAAAAAA	CCCCCCCC		16936	DC	XL16	'AAAAAAA CCCCCCCC 33333333 55555555'	v4		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
00012228	33333333 55555555			16937	
				16938 * i5 = 149:	/* 10010 101 +++ */
				16939	VRI_K VEVAL, 149
00012230				16940+	DS 0FD
00012230		00012230		16941+	USING *, R5
00012230	00012278			16942+T351	DC A(X351)
00012234	015F			16943+	DC H'351'
00012236	00			16944+	DC X'00'
00012237	95			16945+	DC HL1'149'
00012238	E5C5E5C1 D3404040			16946+	DC CL8'VEVAL'
00012240	000122C8			16947+	DC A(RE351+16)
00012244	000122D8			16948+	DC A(RE351+32)
00012248	000122E8			16949+	DC A(RE351+48)
0001224C	00000010			16950+	DC A(16)
00012250	000122B8			16951+REA351	DC A(RE351)
00012258	00000000 00000000			16952+	DS FD
00012260	00000000 00000000			16953+V10351	DS XL16
00012268	00000000 00000000				
00012270	00000000 00000000			16954+	DS FD
				16955+*	
00012278				16956+X351	DS 0F
00012278	B982 0011			16957+	XGR R1, R1
0001227C	4110 8E94		00001094	16958+	LA R1, V1FUDGE
00012280	E711 0000 0006		00000000	16959+	VL v1, 0(R1)
00012286	E310 5010 0014		00000010	16960+	LGF R1, V2ADDR
0001228C	E721 0000 0006		00000000	16961+	VL v2, 0(R1)
00012292	E310 5014 0014		00000014	16962+	LGF R1, V3ADDR
00012298	E731 0000 0006		00000000	16963+	VL v3, 0(R1)
0001229E	E310 5018 0014		00000018	16964+	LGF R1, V4ADDR
000122A4	E741 0000 0006		00000000	16965+	VL v4, 0(R1)
000122AA				16968+	DS 0H
000122AA	E7			16969+	DC X'E7'
000122AB	12			16970+	DC X'12'
000122AC	30			16971+	DC X'30'
000122AD	95			16972+	DC HL1'149'
000122AE	40			16973+	DC x'40'
000122AF	88			16974+	DC X'88'
000122B0	E710 5030 000E		00012260	16976+	VST V1, V10351
000122B6	07FB			16977+	BR R11
000122B8				16978+RE351	DC 0F
000122B8				16979+	DROP R5
000122B8	33333333 66666666			16980	DC XL16'33333333 66666666 FFFFFFFF EEEEEEEE'
000122C0	FFFFFFFF EEEEEEEE				
000122C8	33333333 55555555			16981	DC XL16'33333333 55555555 99999999 AAAAAAAA'
000122D0	99999999 AAAAAAAA				
000122D8	11111111 22222222			16982	DC XL16'11111111 22222222 44444444 88888888'
000122E0	44444444 88888888				
000122E8	FFFFFFFF EEEEEEEE			16983	DC XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'
000122F0	DDDDDDDD BBBB BBBB				
				16984	
				16985	VRI_K VEVAL, 149
000122F8				16986+	DS 0FD
000122F8		000122F8		16987+	USING *, R5

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000122F8	00012340			16988+T352	DC	A(X352)		address of test routine	
000122FC	0160			16989+	DC	H'352'		test number	
000122FE	00			16990+	DC	X'00'			
000122FF	95			16991+	DC	HL1'149'		i5	
00012300	E5C5E5C1 D3404040			16992+	DC	CL8'VEVAL'		instruction name	
00012308	00012390			16993+	DC	A(RE352+16)		address of v2 source	
0001230C	000123A0			16994+	DC	A(RE352+32)		address of v3 source	
00012310	000123B0			16995+	DC	A(RE352+48)		address of v4 source	
00012314	00000010			16996+	DC	A(16)		result length	
00012318	00012380			16997+REA352	DC	A(RE352)		result address	
00012320	00000000 00000000			16998+	DS	FD		gap	
00012328	00000000 00000000			16999+V10352	DS	XL16		V1 output	
00012330	00000000 00000000								
00012338	00000000 00000000			17000+	DS	FD		gap	
				17001+*					
00012340				17002+X352	DS	0F			
00012340	B982 0011			17003+	XGR	R1, R1			
00012344	4110 8E94		00001094	17004+	LA	R1, V1FUDGE		load v1 fudge	
00012348	E711 0000 0006		00000000	17005+	VL	v1, 0(R1)		use v21 to test decoder	
0001234E	E310 5010 0014		00000010	17006+	LGF	R1, V2ADDR		load v2 source	
00012354	E721 0000 0006		00000000	17007+	VL	v2, 0(R1)		use v22 to test decoder	
0001235A	E310 5014 0014		00000014	17008+	LGF	R1, V3ADDR		load v3 source	
00012360	E731 0000 0006		00000000	17009+	VL	v3, 0(R1)		use v23 to test decoder	
00012366	E310 5018 0014		00000018	17010+	LGF	R1, V4ADDR		load v4 source	
0001236C	E741 0000 0006		00000000	17011+	VL	v4, 0(R1)		use v24 to test decoder	
00012372				17014+	DS	0H		E788 VEVAL	
00012372	E7			17015+	DC	X'E7'		- Vector Evaluate	
00012373	12			17016+	DC	X'12'		v1, v2	
00012374	30			17017+	DC	X'30'		v3, reserved	
00012375	95			17018+	DC	HL1'149'		i5	
00012376	40			17019+	DC	x'40'		v4, RXB	
00012377	88			17020+	DC	X'88'			
00012378	E710 5030 000E		00012328	17022+	VST	V1, V10352		save v1 output	
0001237E	07FB			17023+	BR	R11		return	
00012380				17024+RE352	DC	0F		xl16 expected result	
00012380				17025+	DROP	R5			
00012380	22222222 CCCCCCCC			17026	DC	XL16'22222222 CCCCCCCC 33333333 55555555'		result	
00012388	33333333 55555555								
00012390	33333333 55555555			17027	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00012398	66666666 99999999								
000123A0	77777777 BBBB BBBB			17028	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
000123A8	DDDDDDDD EEEEEEEE								
000123B0	AAAAAAAA CCCCCCCC			17029	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
000123B8	33333333 55555555								
				17030					
				17031					
				17032 * Row 19					
				17033 * i5 = 153:		/* 10011 001 */			
				17034	VRI_K	VEVAL, 153			
000123C0				17035+	DS	0FD			
000123C0		000123C0		17036+	USING	*, R5		base for test data and test routine	
000123C0	00012408			17037+T353	DC	A(X353)		address of test routine	
000123C4	0161			17038+	DC	H'353'		test number	
000123C6	00			17039+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000123C7	99			17040+	DC	HL1'153'	i5
000123C8	E5C5E5C1 D3404040			17041+	DC	CL8'VEVAL'	instruction name
000123D0	00012458			17042+	DC	A(RE353+16)	address of v2 source
000123D4	00012468			17043+	DC	A(RE353+32)	address of v3 source
000123D8	00012478			17044+	DC	A(RE353+48)	address of v4 source
000123DC	00000010			17045+	DC	A(16)	result length
000123E0	00012448			17046+REA353	DC	A(RE353)	result address
000123E8	00000000 00000000			17047+	DS	FD	gap
000123F0	00000000 00000000			17048+V10353	DS	XL16	V1 output
000123F8	00000000 00000000						
00012400	00000000 00000000			17049+	DS	FD	gap
				17050+*			
00012408				17051+X353	DS	0F	
00012408	B982 0011			17052+	XGR	R1, R1	
0001240C	4110 8E94		00001094	17053+	LA	R1, V1FUDGE	load v1 fudge
00012410	E711 0000 0006		00000000	17054+	VL	v1, 0(R1)	use v21 to test decoder
00012416	E310 5010 0014		00000010	17055+	LGF	R1, V2ADDR	load v2 source
0001241C	E721 0000 0006		00000000	17056+	VL	v2, 0(R1)	use v22 to test decoder
00012422	E310 5014 0014		00000014	17057+	LGF	R1, V3ADDR	load v3 source
00012428	E731 0000 0006		00000000	17058+	VL	v3, 0(R1)	use v23 to test decoder
0001242E	E310 5018 0014		00000018	17059+	LGF	R1, V4ADDR	load v4 source
00012434	E741 0000 0006		00000000	17060+	VL	v4, 0(R1)	use v24 to test decoder
0001243A				17063+	DS	0H	E788 VEVAL
0001243A	E7			17064+	DC	X'E7'	- Vector Evaluate
0001243B	12			17065+	DC	X'12'	v1, v2
0001243C	30			17066+	DC	X'30'	v3, reserved
0001243D	99			17067+	DC	HL1'153'	i5
0001243E	40			17068+	DC	x'40'	v4, RXB
0001243F	88			17069+	DC	X'88'	
00012440	E710 5030 000E		000123F0	17071+	VST	V1, V10353	save v1 output
00012446	07FB			17072+	BR	R11	return
00012448				17073+RE353	DC	0F	xl16 expected result
00012448				17074+	DROP	R5	
00012448	11111111 33333333			17075	DC	XL16'11111111 33333333 66666666 CCCCCCCC'	result
00012450	66666666 CCCCCCCC						
00012458	33333333 55555555			17076	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00012460	99999999 AAAAAAAA						
00012468	11111111 22222222			17077	DC	XL16'11111111 22222222 44444444 88888888'	v3
00012470	44444444 88888888						
00012478	FFFFFFFF EEEEEEEE			17078	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00012480	DDDDDDDD BBBB BBBB						
				17079			
				17080	VRI_K	VEVAL, 153	
00012488				17081+	DS	0FD	
00012488		00012488		17082+	USING	*, R5	base for test data and test routine
00012488	000124D0			17083+T354	DC	A(X354)	address of test routine
0001248C	0162			17084+	DC	H'354'	test number
0001248E	00			17085+	DC	X'00'	
0001248F	99			17086+	DC	HL1'153'	i5
00012490	E5C5E5C1 D3404040			17087+	DC	CL8'VEVAL'	instruction name
00012498	00012520			17088+	DC	A(RE354+16)	address of v2 source
0001249C	00012530			17089+	DC	A(RE354+32)	address of v3 source
000124A0	00012540			17090+	DC	A(RE354+48)	address of v4 source
000124A4	00000010			17091+	DC	A(16)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000124A8	00012510			17092+REA354	DC	A(RE354)		result address	
000124B0	00000000 00000000			17093+	DS	FD		gap	
000124B8	00000000 00000000			17094+V10354	DS	XL16		V1 output	
000124C0	00000000 00000000								
000124C8	00000000 00000000			17095+	DS	FD		gap	
				17096+*					
000124D0				17097+X354	DS	0F			
000124D0	B982 0011			17098+	XGR	R1,R1			
000124D4	4110 8E94		00001094	17099+	LA	R1,V1FUDGE		load v1 fudge	
000124D8	E711 0000 0006		00000000	17100+	VL	v1,0(R1)		use v21 to test decoder	
000124DE	E310 5010 0014		00000010	17101+	LGF	R1,V2ADDR		load v2 source	
000124E4	E721 0000 0006		00000000	17102+	VL	v2,0(R1)		use v22 to test decoder	
000124EA	E310 5014 0014		00000014	17103+	LGF	R1,V3ADDR		load v3 source	
000124F0	E731 0000 0006		00000000	17104+	VL	v3,0(R1)		use v23 to test decoder	
000124F6	E310 5018 0014		00000018	17105+	LGF	R1,V4ADDR		load v4 source	
000124FC	E741 0000 0006		00000000	17106+	VL	v4,0(R1)		use v24 to test decoder	
00012502				17109+	DS	0H		E788 VEVAL	
00012502	E7			17110+	DC	X'E7'		- Vector Evaluate	
00012503	12			17111+	DC	X'12'		v1, v2	
00012504	30			17112+	DC	X'30'		v3, reserved	
00012505	99			17113+	DC	HL1'153'		i5	
00012506	40			17114+	DC	x'40'		v4, RXB	
00012507	88			17115+	DC	X'88'			
00012508	E710 5030 000E		000124B8	17117+	VST	V1,V10354		save v1 output	
0001250E	07FB			17118+	BR	R11		return	
00012510				17119+RE354	DC	0F		xl16 expected result	
00012510				17120+	DROP	R5			
00012510	22222222 88888888			17121	DC	XL16'22222222 88888888 11111111 44444444'		result	
00012518	11111111 44444444								
00012520	33333333 55555555			17122	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00012528	66666666 99999999								
00012530	77777777 BBBB BBBB			17123	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00012538	DDDD DDDD EEEEEEEE								
00012540	AAAA AAAA CCCCCCCC			17124	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'		v4	
00012548	33333333 55555555								
				17125					
				17126 * i5 = 154:		/* 10011 010 +++ */			
				17127	VRI_K	VEVAL,154			
00012550				17128+	DS	0FD			
00012550		00012550		17129+	USING	*,R5		base for test data and test routine	
00012550	00012598			17130+T355	DC	A(X355)		address of test routine	
00012554	0163			17131+	DC	H'355'		test number	
00012556	00			17132+	DC	X'00'			
00012557	9A			17133+	DC	HL1'154'		i5	
00012558	E5C5E5C1 D3404040			17134+	DC	CL8'VEVAL'		instruction name	
00012560	000125E8			17135+	DC	A(RE355+16)		address of v2 source	
00012564	000125F8			17136+	DC	A(RE355+32)		address of v3 source	
00012568	00012608			17137+	DC	A(RE355+48)		address of v4 source	
0001256C	00000010			17138+	DC	A(16)		result length	
00012570	000125D8			17139+REA355	DC	A(RE355)		result address	
00012578	00000000 00000000			17140+	DS	FD		gap	
00012580	00000000 00000000			17141+V10355	DS	XL16		V1 output	
00012588	00000000 00000000								
00012590	00000000 00000000			17142+	DS	FD		gap	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00012598				17143+*					
00012598	B982 0011			17144+X355	DS	0F			
0001259C	4110 8E94		00001094	17145+	XGR	R1,R1			
000125A0	E711 0000 0006		00000000	17146+	LA	R1,V1FUDGE	load v1 fudge		
000125A6	E310 5010 0014		00000010	17147+	VL	v1,0(R1)	use v21 to test decoder		
000125AC	E721 0000 0006		00000000	17148+	LGF	R1,V2ADDR	load v2 source		
000125B2	E310 5014 0014		00000014	17149+	VL	v2,0(R1)	use v22 to test decoder		
000125B8	E731 0000 0006		00000000	17150+	LGF	R1,V3ADDR	load v3 source		
000125BE	E310 5018 0014		00000000	17151+	VL	v3,0(R1)	use v23 to test decoder		
000125C4	E741 0000 0006		00000018	17152+	LGF	R1,V4ADDR	load v4 source		
			00000000	17153+	VL	v4,0(R1)	use v24 to test decoder		
000125CA				17156+	DS	0H	E788 VEVAL		
000125CA	E7			17157+	DC	X'E7'	- Vector Evaluate		
000125CB	12			17158+	DC	X'12'	v1, v2		
000125CC	30			17159+	DC	X'30'	v3, reserved		
000125CD	9A			17160+	DC	HL1'154'	i5		
000125CE	40			17161+	DC	x'40'	v4, RXB		
000125CF	88			17162+	DC	X'88'			
000125D0	E710 5030 000E		00012580	17164+	VST	V1,V10355	save v1 output		
000125D6	07FB			17165+	BR	R11	return		
000125D8				17166+RE355	DC	0F	xl16 expected result		
000125D8				17167+	DR0P	R5			
000125D8	00000000 33333333			17168	DC	XL16'00000000 33333333 66666666 44444444'	result		
000125E0	66666666 44444444								
000125E8	33333333 55555555			17169	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
000125F0	99999999 AAAAAAAA								
000125F8	11111111 22222222			17170	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00012600	44444444 88888888								
00012608	FFFFFFFF EEEEEEEE			17171	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00012610	DDDDDDDD BBBB BBBB								
				17172					
				17173	VRI_K	VEVAL,154			
00012618				17174+	DS	0FD			
00012618		00012618		17175+	USING	*,R5	base for test data and test routine		
00012618	00012660			17176+T356	DC	A(X356)	address of test routine		
0001261C	0164			17177+	DC	H'356'	test number		
0001261E	00			17178+	DC	X'00'			
0001261F	9A			17179+	DC	HL1'154'	i5		
00012620	E5C5E5C1 D3404040			17180+	DC	CL8'VEVAL'	instruction name		
00012628	000126B0			17181+	DC	A(RE356+16)	address of v2 source		
0001262C	000126C0			17182+	DC	A(RE356+32)	address of v3 source		
00012630	000126D0			17183+	DC	A(RE356+48)	address of v4 source		
00012634	00000010			17184+	DC	A(16)	result length		
00012638	000126A0			17185+REA356	DC	A(RE356)	result address		
00012640	00000000 00000000			17186+	DS	FD	gap		
00012648	00000000 00000000			17187+V10356	DS	XL16	V1 output		
00012650	00000000 00000000								
00012658	00000000 00000000			17188+	DS	FD	gap		
				17189+*					
00012660				17190+X356	DS	0F			
00012660	B982 0011			17191+	XGR	R1,R1			
00012664	4110 8E94		00001094	17192+	LA	R1,V1FUDGE	load v1 fudge		
00012668	E711 0000 0006		00000000	17193+	VL	v1,0(R1)	use v21 to test decoder		
0001266E	E310 5010 0014		00000010	17194+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00012674	E721 0000 0006		00000000	17195+	VL	v2,0(R1)	use v22 to test decoder	
0001267A	E310 5014 0014		00000014	17196+	LGF	R1,V3ADDR	load v3 source	
00012680	E731 0000 0006		00000000	17197+	VL	v3,0(R1)	use v23 to test decoder	
00012686	E310 5018 0014		00000018	17198+	LGF	R1,V4ADDR	load v4 source	
0001268C	E741 0000 0006		00000000	17199+	VL	v4,0(R1)	use v24 to test decoder	
00012692				17202+	DS	0H	E788 VEVAL	
00012692	E7			17203+	DC	X'E7'	- Vector Evaluate	
00012693	12			17204+	DC	X'12'	v1, v2	
00012694	30			17205+	DC	X'30'	v3, reserved	
00012695	9A			17206+	DC	HL1'154'	i5	
00012696	40			17207+	DC	x'40'	v4, RXB	
00012697	88			17208+	DC	X'88'		
00012698	E710 5030 000E		00012648	17210+	VST	V1,V10356	save v1 output	
0001269E	07FB			17211+	BR	R11	return	
000126A0				17212+RE356	DC	0F	xl16 expected result	
000126A0				17213+	DR0P	R5		
000126A0	11111111 99999999			17214	DC	XL16'11111111 99999999 55555555 CCCCCCCC'	result	
000126A8	55555555 CCCCCCCC							
000126B0	33333333 55555555			17215	DC	XL16'33333333 55555555 66666666 99999999'	v2	
000126B8	66666666 99999999							
000126C0	77777777 BBBB BBBB			17216	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
000126C8	DDDDDDDD EEEEEEEE							
000126D0	AAAAAAAA CCCCCCCC			17217	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
000126D8	33333333 55555555							
				17218				
				17219 * i5 = 155:	/*	10011 011 +++ */		
				17220	VRI_K	VEVAL,155		
000126E0				17221+	DS	0FD		
000126E0		000126E0		17222+	USING	*,R5	base for test data and test routine	
000126E0	00012728			17223+T357	DC	A(X357)	address of test routine	
000126E4	0165			17224+	DC	H'357'	test number	
000126E6	00			17225+	DC	X'00'		
000126E7	9B			17226+	DC	HL1'155'	i5	
000126E8	E5C5E5C1 D3404040			17227+	DC	CL8'VEVAL'	instruction name	
000126F0	00012778			17228+	DC	A(RE357+16)	address of v2 source	
000126F4	00012788			17229+	DC	A(RE357+32)	address of v3 source	
000126F8	00012798			17230+	DC	A(RE357+48)	address of v4 source	
000126FC	00000010			17231+	DC	A(16)	result length	
00012700	00012768			17232+REA357	DC	A(RE357)	result address	
00012708	00000000 00000000			17233+	DS	FD	gap	
00012710	00000000 00000000			17234+V10357	DS	XL16	V1 output	
00012718	00000000 00000000							
00012720	00000000 00000000			17235+	DS	FD	gap	
				17236+*				
00012728				17237+X357	DS	0F		
00012728	B982 0011			17238+	XGR	R1,R1		
0001272C	4110 8E94		00001094	17239+	LA	R1,V1FUDGE	load v1 fudge	
00012730	E711 0000 0006		00000000	17240+	VL	v1,0(R1)	use v21 to test decoder	
00012736	E310 5010 0014		00000010	17241+	LGF	R1,V2ADDR	load v2 source	
0001273C	E721 0000 0006		00000000	17242+	VL	v2,0(R1)	use v22 to test decoder	
00012742	E310 5014 0014		00000014	17243+	LGF	R1,V3ADDR	load v3 source	
00012748	E731 0000 0006		00000000	17244+	VL	v3,0(R1)	use v23 to test decoder	
0001274E	E310 5018 0014		00000018	17245+	LGF	R1,V4ADDR	load v4 source	
00012754	E741 0000 0006		00000000	17246+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
0001275A					17249+	DS	0H	E788 VEVAL	
0001275A	E7				17250+	DC	X'E7'	- Vector Evaluate	
0001275B	12				17251+	DC	X'12'	v1, v2	
0001275C	30				17252+	DC	X'30'	v3, reserved	
0001275D	9B				17253+	DC	HL1'155'	i5	
0001275E	40				17254+	DC	x'40'	v4, RXB	
0001275F	88				17255+	DC	X'88'		
00012760	E710 5030 000E			00012710	17257+	VST	V1,V10357	save v1 output	
00012766	07FB				17258+	BR	R11	return	
00012768					17259+RE357	DC	0F	xl16 expected result	
00012768					17260+	DR0P	R5		
00012768	11111111	33333333			17261	DC	XL16'11111111 33333333 66666666 CCCCCCCC'	result	
00012770	66666666	CCCCCCCC							
00012778	33333333	55555555			17262	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00012780	99999999	AAAAAAA							
00012788	11111111	22222222			17263	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00012790	44444444	88888888							
00012798	FFFFFFFF	EEEEEEEE			17264	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
000127A0	DDDDDDDD	BBBBBBBB							
					17265				
					17266	VRI_K	VEVAL, 155		
000127A8					17267+	DS	0FD		
000127A8			000127A8		17268+	USING	*,R5	base for test data and test routine	
000127A8	000127F0				17269+T358	DC	A(X358)	address of test routine	
000127AC	0166				17270+	DC	H'358'	test number	
000127AE	00				17271+	DC	X'00'		
000127AF	9B				17272+	DC	HL1'155'	i5	
000127B0	E5C5E5C1	D3404040			17273+	DC	CL8'VEVAL'	instruction name	
000127B8	00012840				17274+	DC	A(RE358+16)	address of v2 source	
000127BC	00012850				17275+	DC	A(RE358+32)	address of v3 source	
000127C0	00012860				17276+	DC	A(RE358+48)	address of v4 source	
000127C4	00000010				17277+	DC	A(16)	result length	
000127C8	00012830				17278+REA358	DC	A(RE358)	result address	
000127D0	00000000	00000000			17279+	DS	FD	gap	
000127D8	00000000	00000000			17280+V10358	DS	XL16	V1 output	
000127E0	00000000	00000000							
000127E8	00000000	00000000			17281+	DS	FD	gap	
					17282+*				
000127F0					17283+X358	DS	0F		
000127F0	B982 0011				17284+	XGR	R1,R1		
000127F4	4110 8E94			00001094	17285+	LA	R1,V1FUDGE	load v1 fudge	
000127F8	E711 0000 0006			00000000	17286+	VL	v1,0(R1)	use v21 to test decoder	
000127FE	E310 5010 0014			00000010	17287+	LGF	R1,V2ADDR	load v2 source	
00012804	E721 0000 0006			00000000	17288+	VL	v2,0(R1)	use v22 to test decoder	
0001280A	E310 5014 0014			00000014	17289+	LGF	R1,V3ADDR	load v3 source	
00012810	E731 0000 0006			00000000	17290+	VL	v3,0(R1)	use v23 to test decoder	
00012816	E310 5018 0014			00000018	17291+	LGF	R1,V4ADDR	load v4 source	
0001281C	E741 0000 0006			00000000	17292+	VL	v4,0(R1)	use v24 to test decoder	
00012822					17295+	DS	0H	E788 VEVAL	
00012822	E7				17296+	DC	X'E7'	- Vector Evaluate	
00012823	12				17297+	DC	X'12'	v1, v2	
00012824	30				17298+	DC	X'30'	v3, reserved	
00012825	9B				17299+	DC	HL1'155'	i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00012826	40			17300+	DC	x'40'	v4, RXB		
00012827	88			17301+	DC	X'88'			
00012828	E710 5030 000E		000127D8	17303+	VST	V1,V10358	save v1 output		
0001282E	07FB			17304+	BR	R11	return		
00012830				17305+RE358	DC	0F	xl16 expected result		
00012830				17306+	DR0P	R5			
00012830	33333333 99999999			17307	DC	XL16'33333333 99999999 55555555 CCCCCCCC'	result		
00012838	55555555 CCCCCCCC								
00012840	33333333 55555555			17308	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00012848	66666666 99999999								
00012850	77777777 BBBB BBBB			17309	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00012858	DDDD DDDD EEEEEEEE								
00012860	AAAA AAAA CCCCCCCC			17310	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
00012868	33333333 55555555								
				17311					
				17312 * i5 = 157:		/* 10011 101 +++ */			
				17313	VRI_K	VEVAL,157			
00012870				17314+	DS	0FD			
00012870		00012870		17315+	USING	*,R5	base for test data and test routine		
00012870	000128B8			17316+T359	DC	A(X359)	address of test routine		
00012874	0167			17317+	DC	H'359'	test number		
00012876	00			17318+	DC	X'00'			
00012877	9D			17319+	DC	HL1'157'	i5		
00012878	E5C5E5C1 D3404040			17320+	DC	CL8'VEVAL'	instruction name		
00012880	00012908			17321+	DC	A(RE359+16)	address of v2 source		
00012884	00012918			17322+	DC	A(RE359+32)	address of v3 source		
00012888	00012928			17323+	DC	A(RE359+48)	address of v4 source		
0001288C	00000010			17324+	DC	A(16)	result length		
00012890	000128F8			17325+REA359	DC	A(RE359)	result address		
00012898	00000000 00000000			17326+	DS	FD	gap		
000128A0	00000000 00000000			17327+V10359	DS	XL16	V1 output		
000128A8	00000000 00000000								
000128B0	00000000 00000000			17328+	DS	FD	gap		
				17329+*					
000128B8				17330+X359	DS	0F			
000128B8	B982 0011			17331+	XGR	R1,R1			
000128BC	4110 8E94		00001094	17332+	LA	R1,V1FUDGE	load v1 fudge		
000128C0	E711 0000 0006		00000000	17333+	VL	v1,0(R1)	use v21 to test decoder		
000128C6	E310 5010 0014		00000010	17334+	LGF	R1,V2ADDR	load v2 source		
000128CC	E721 0000 0006		00000000	17335+	VL	v2,0(R1)	use v22 to test decoder		
000128D2	E310 5014 0014		00000014	17336+	LGF	R1,V3ADDR	load v3 source		
000128D8	E731 0000 0006		00000000	17337+	VL	v3,0(R1)	use v23 to test decoder		
000128DE	E310 5018 0014		00000018	17338+	LGF	R1,V4ADDR	load v4 source		
000128E4	E741 0000 0006		00000000	17339+	VL	v4,0(R1)	use v24 to test decoder		
000128EA				17342+	DS	0H	E788 VEVAL		
000128EA	E7			17343+	DC	X'E7'	- Vector Evaluate		
000128EB	12			17344+	DC	X'12'	v1, v2		
000128EC	30			17345+	DC	X'30'	v3, reserved		
000128ED	9D			17346+	DC	HL1'157'	i5		
000128EE	40			17347+	DC	x'40'	v4, RXB		
000128EF	88			17348+	DC	X'88'			
000128F0	E710 5030 000E		000128A0	17350+	VST	V1,V10359	save v1 output		
000128F6	07FB			17351+	BR	R11	return		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000128F8				17352+RE359	DC	0F	xl16 expected result		
000128F8				17353+	DR0P	R5			
000128F8	33333333	77777777		17354	DC	XL16'	33333333	77777777	FFFFFFFF EEEEEEEE' result
00012900	FFFFFFFF	EEEEEEEE							
00012908	33333333	55555555		17355	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
00012910	99999999	AAAAAAA							
00012918	11111111	22222222		17356	DC	XL16'	11111111	22222222	44444444 88888888' v3
00012920	44444444	88888888							
00012928	FFFFFFFF	EEEEEEEE		17357	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD BBBB BBBB' v4
00012930	DDDDDDDD	BBBBBBBB							
				17358					
00012938				17359	VRI_K	VEVAL, 157			
00012938			00012938	17360+	DS	0FD			
00012938	00012980			17361+	USING	*, R5	base for test data and test routine		
0001293C	0168			17362+T360	DC	A(X360)	address of test routine		
0001293E	00			17363+	DC	H'360'	test number		
0001293F	9D			17364+	DC	X'00'			
00012940	E5C5E5C1	D3404040		17365+	DC	HL1'157'	i5		
00012948	000129D0			17366+	DC	CL8'VEVAL'	instruction name		
0001294C	000129E0			17367+	DC	A(RE360+16)	address of v2 source		
00012950	000129F0			17368+	DC	A(RE360+32)	address of v3 source		
00012954	00000010			17369+	DC	A(RE360+48)	address of v4 source		
00012958	000129C0			17370+	DC	A(16)	result length		
00012958	000129C0			17371+REA360	DC	A(RE360)	result address		
00012960	00000000	00000000		17372+	DS	FD	gap		
00012968	00000000	00000000		17373+V10360	DS	XL16	V1 output		
00012970	00000000	00000000							
00012978	00000000	00000000		17374+	DS	FD	gap		
				17375+*					
00012980				17376+X360	DS	0F			
00012980	B982	0011		17377+	XGR	R1, R1			
00012984	4110	8E94	00001094	17378+	LA	R1, V1FUDGE	load v1 fudge		
00012988	E711	0000	0006	17379+	VL	v1, 0(R1)	use v21 to test decoder		
0001298E	E310	5010	0014	17380+	LGF	R1, V2ADDR	load v2 source		
00012994	E721	0000	0006	17381+	VL	v2, 0(R1)	use v22 to test decoder		
0001299A	E310	5014	0014	17382+	LGF	R1, V3ADDR	load v3 source		
000129A0	E731	0000	0006	17383+	VL	v3, 0(R1)	use v23 to test decoder		
000129A6	E310	5018	0014	17384+	LGF	R1, V4ADDR	load v4 source		
000129AC	E741	0000	0006	17385+	VL	v4, 0(R1)	use v24 to test decoder		
000129B2				17388+	DS	0H	E788 VEVAL		
000129B2	E7			17389+	DC	X'E7'	- Vector Evaluate		
000129B3	12			17390+	DC	X'12'	v1, v2		
000129B4	30			17391+	DC	X'30'	v3, reserved		
000129B5	9D			17392+	DC	HL1'157'	i5		
000129B6	40			17393+	DC	x'40'	v4, RXB		
000129B7	88			17394+	DC	X'88'			
000129B8	E710	5030	000E	00012968	VST	V1, V10360	save v1 output		
000129BE	07FB			17397+	BR	R11	return		
000129C0				17398+RE360	DC	0F	xl16 expected result		
000129C0				17399+	DR0P	R5			
000129C0	22222222	CCCCCCCC		17400	DC	XL16'	22222222	CCCCCCCC	33333333 55555555' result
000129C8	33333333	55555555							
000129D0	33333333	55555555		17401	DC	XL16'	33333333	55555555	66666666 99999999' v2
000129D8	66666666	99999999							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000129E0	77777777	BBBBBBBB		17402	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
000129E8	DDDDDDDD	EEEEEEEE							
000129F0	AAAAAAAA	CCCCCCCC		17403	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
000129F8	33333333	55555555							
				17404					
				17405					
				17406	* Row 20				
				17407	* i5 = 160: /* 10100 000 * */				
				17408	VRI_K	VEVAL,160			
00012A00				17409+	DS	0FD			
00012A00		00012A00		17410+	USING	*,R5			base for test data and test routine
00012A00	00012A48			17411+T361	DC	A(X361)			address of test routine
00012A04	0169			17412+	DC	H'361'			test number
00012A06	00			17413+	DC	X'00'			
00012A07	A0			17414+	DC	HL1'160'			i5
00012A08	E5C5E5C1	D3404040		17415+	DC	CL8'VEVAL'			instruction name
00012A10	00012A98			17416+	DC	A(RE361+16)			address of v2 source
00012A14	00012AA8			17417+	DC	A(RE361+32)			address of v3 source
00012A18	00012AB8			17418+	DC	A(RE361+48)			address of v4 source
00012A1C	00000010			17419+	DC	A(16)			result length
00012A20	00012A88			17420+REA361	DC	A(RE361)			result address
00012A28	00000000	00000000		17421+	DS	FD			gap
00012A30	00000000	00000000		17422+V10361	DS	XL16			V1 output
00012A38	00000000	00000000							
00012A40	00000000	00000000		17423+	DS	FD			gap
				17424+*					
00012A48				17425+X361	DS	0F			
00012A48	B982 0011			17426+	XGR	R1,R1			
00012A4C	4110 8E94		00001094	17427+	LA	R1,V1FUDGE			load v1 fudge
00012A50	E711 0000 0006		00000000	17428+	VL	v1,0(R1)			use v21 to test decoder
00012A56	E310 5010 0014		00000010	17429+	LGF	R1,V2ADDR			load v2 source
00012A5C	E721 0000 0006		00000000	17430+	VL	v2,0(R1)			use v22 to test decoder
00012A62	E310 5014 0014		00000014	17431+	LGF	R1,V3ADDR			load v3 source
00012A68	E731 0000 0006		00000000	17432+	VL	v3,0(R1)			use v23 to test decoder
00012A6E	E310 5018 0014		00000018	17433+	LGF	R1,V4ADDR			load v4 source
00012A74	E741 0000 0006		00000000	17434+	VL	v4,0(R1)			use v24 to test decoder
00012A7A				17437+	DS	0H			E788 VEVAL
00012A7A	E7			17438+	DC	X'E7'			- Vector Evaluate
00012A7B	12			17439+	DC	X'12'			v1, v2
00012A7C	30			17440+	DC	X'30'			v3, reserved
00012A7D	A0			17441+	DC	HL1'160'			i5
00012A7E	40			17442+	DC	x'40'			v4, RXB
00012A7F	88			17443+	DC	X'88'			
00012A80	E710 5030 000E		00012A30	17445+	VST	V1,V10361			save v1 output
00012A86	07FB			17446+	BR	R11			return
00012A88				17447+RE361	DC	0F			xl16 expected result
00012A88				17448+	DROP	R5			
00012A88	00000000	00000000		17449	DC	XL16'00000000	00000000	22222222	44444444' result
00012A90	22222222	44444444							
00012A98	33333333	55555555		17450	DC	XL16'33333333	55555555	99999999	AAAAAAAA' v2
00012AA0	99999999	AAAAAAAA							
00012AA8	11111111	22222222		17451	DC	XL16'11111111	22222222	44444444	88888888' v3
00012AB0	44444444	88888888							
00012AB8	FFFFFFFF	EEEEEEEE		17452	DC	XL16'FFFFFFFF	EEEEEEEE	DDDDDDDD	BBBBBBBB' v4

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00012AC0	DDDDDDDD BBBB BBBB			17453					
				17454	VRI_K	VEVAL, 160			
00012AC8				17455+	DS	0FD			
00012AC8		00012AC8		17456+	USING	*, R5		base for test data and test routine	
00012AC8	00012B10			17457+T362	DC	A(X362)		address of test routine	
00012ACC	016A			17458+	DC	H'362'		test number	
00012ACE	00			17459+	DC	X'00'			
00012ACF	A0			17460+	DC	HL1'160'		i5	
00012AD0	E5C5E5C1 D3404040			17461+	DC	CL8'VEVAL'		instruction name	
00012AD8	00012B60			17462+	DC	A(RE362+16)		address of v2 source	
00012ADC	00012B70			17463+	DC	A(RE362+32)		address of v3 source	
00012AE0	00012B80			17464+	DC	A(RE362+48)		address of v4 source	
00012AE4	00000010			17465+	DC	A(16)		result length	
00012AE8	00012B50			17466+REA362	DC	A(RE362)		result address	
00012AF0	00000000 00000000			17467+	DS	FD		gap	
00012AF8	00000000 00000000			17468+V10362	DS	XL16		V1 output	
00012B00	00000000 00000000								
00012B08	00000000 00000000			17469+	DS	FD		gap	
				17470+*					
00012B10				17471+X362	DS	0F			
00012B10	B982 0011			17472+	XGR	R1, R1			
00012B14	4110 8E94		00001094	17473+	LA	R1, V1FUDGE		load v1 fudge	
00012B18	E711 0000 0006		00000000	17474+	VL	v1, 0(R1)		use v21 to test decoder	
00012B1E	E310 5010 0014		00000010	17475+	LGF	R1, V2ADDR		load v2 source	
00012B24	E721 0000 0006		00000000	17476+	VL	v2, 0(R1)		use v22 to test decoder	
00012B2A	E310 5014 0014		00000014	17477+	LGF	R1, V3ADDR		load v3 source	
00012B30	E731 0000 0006		00000000	17478+	VL	v3, 0(R1)		use v23 to test decoder	
00012B36	E310 5018 0014		00000018	17479+	LGF	R1, V4ADDR		load v4 source	
00012B3C	E741 0000 0006		00000000	17480+	VL	v4, 0(R1)		use v24 to test decoder	
00012B42				17483+	DS	0H		E788 VEVAL	
00012B42	E7			17484+	DC	X'E7'		- Vector Evaluate	
00012B43	12			17485+	DC	X'12'		v1, v2	
00012B44	30			17486+	DC	X'30'		v3, reserved	
00012B45	A0			17487+	DC	HL1'160'		i5	
00012B46	40			17488+	DC	x'40'		v4, RXB	
00012B47	88			17489+	DC	X'88'			
00012B48	E710 5030 000E		00012AF8	17491+	VST	V1, V10362		save v1 output	
00012B4E	07FB			17492+	BR	R11		return	
00012B50				17493+RE362	DC	0F		xl16 expected result	
00012B50				17494+	DROP	R5			
00012B50	44444444 22222222			17495	DC	XL16'44444444 22222222 88888888 22222222'		result	
00012B58	88888888 22222222								
00012B60	33333333 55555555			17496	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00012B68	66666666 99999999								
00012B70	77777777 BBBB BBBB			17497	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00012B78	DDDDDDDD EEEEEEEE								
00012B80	AAAAAAAA CCCCCCCC			17498	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00012B88	33333333 55555555								
				17499					
				17500 * i5 = 162:	/*	10100 010 +++ */			
				17501	VRI_K	VEVAL, 162			
00012B90				17502+	DS	0FD			
00012B90		00012B90		17503+	USING	*, R5		base for test data and test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00012B90	00012BD8			17504+T363	DC	A(X363)		address of test routine	
00012B94	016B			17505+	DC	H'363'		test number	
00012B96	00			17506+	DC	X'00'			
00012B97	A2			17507+	DC	HL1'162'		i5	
00012B98	E5C5E5C1 D3404040			17508+	DC	CL8'VEVAL'		instruction name	
00012BA0	00012C28			17509+	DC	A(RE363+16)		address of v2 source	
00012BA4	00012C38			17510+	DC	A(RE363+32)		address of v3 source	
00012BA8	00012C48			17511+	DC	A(RE363+48)		address of v4 source	
00012BAC	00000010			17512+	DC	A(16)		result length	
00012BB0	00012C18			17513+REA363	DC	A(RE363)		result address	
00012BB8	00000000 00000000			17514+	DS	FD		gap	
00012BC0	00000000 00000000			17515+V10363	DS	XL16		V1 output	
00012BC8	00000000 00000000								
00012BD0	00000000 00000000			17516+	DS	FD		gap	
				17517+*					
00012BD8				17518+X363	DS	0F			
00012BD8	B982 0011			17519+	XGR	R1, R1			
00012BDC	4110 8E94		00001094	17520+	LA	R1, V1FUDGE		load v1 fudge	
00012BE0	E711 0000 0006		00000000	17521+	VL	v1, 0(R1)		use v21 to test decoder	
00012BE6	E310 5010 0014		00000010	17522+	LGF	R1, V2ADDR		load v2 source	
00012BEC	E721 0000 0006		00000000	17523+	VL	v2, 0(R1)		use v22 to test decoder	
00012BF2	E310 5014 0014		00000014	17524+	LGF	R1, V3ADDR		load v3 source	
00012BF8	E731 0000 0006		00000000	17525+	VL	v3, 0(R1)		use v23 to test decoder	
00012BFE	E310 5018 0014		00000018	17526+	LGF	R1, V4ADDR		load v4 source	
00012C04	E741 0000 0006		00000000	17527+	VL	v4, 0(R1)		use v24 to test decoder	
00012C0A				17530+	DS	0H		E788 VEVAL	
00012C0A	E7			17531+	DC	X'E7'		- Vector Evaluate	
00012C0B	12			17532+	DC	X'12'		v1, v2	
00012C0C	30			17533+	DC	X'30'		v3, reserved	
00012C0D	A2			17534+	DC	HL1'162'		i5	
00012C0E	40			17535+	DC	x'40'		v4, RXB	
00012C0F	88			17536+	DC	X'88'			
00012C10	E710 5030 000E		00012BC0	17538+	VST	V1, V10363		save v1 output	
00012C16	07FB			17539+	BR	R11		return	
00012C18				17540+RE363	DC	0F		xl16 expected result	
00012C18				17541+	DROP	R5			
00012C18	00000000 00000000			17542	DC	XL16'00000000 00000000 22222222 44444444'		result	
00012C20	22222222 44444444								
00012C28	33333333 55555555			17543	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00012C30	99999999 AAAAAAAA								
00012C38	11111111 22222222			17544	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00012C40	44444444 88888888								
00012C48	FFFFFFFF EEEEEEEE			17545	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
00012C50	DDDDDDDD BBBB BBBB								
				17546					
00012C58				17547	VRI_K	VEVAL, 162			
00012C58		00012C58		17548+	DS	0FD			
00012C58	00012CA0			17549+	USING	*, R5		base for test data and test routine	
00012C5C	016C			17550+T364	DC	A(X364)		address of test routine	
00012C5E	00			17551+	DC	H'364'		test number	
00012C5F	A2			17552+	DC	X'00'			
00012C60	E5C5E5C1 D3404040			17553+	DC	HL1'162'		i5	
00012C68	00012CF0			17554+	DC	CL8'VEVAL'		instruction name	
				17555+	DC	A(RE364+16)		address of v2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00012C6C	00012D00			17556+	DC	A(RE364+32)	address of v3 source		
00012C70	00012D10			17557+	DC	A(RE364+48)	address of v4 source		
00012C74	00000010			17558+	DC	A(16)	result length		
00012C78	00012CE0			17559+REA364	DC	A(RE364)	result address		
00012C80	00000000 00000000			17560+	DS	FD	gap		
00012C88	00000000 00000000			17561+V10364	DS	XL16	V1 output		
00012C90	00000000 00000000								
00012C98	00000000 00000000			17562+	DS	FD	gap		
				17563+*					
00012CA0				17564+X364	DS	0F			
00012CA0	B982 0011			17565+	XGR	R1,R1			
00012CA4	4110 8E94		00001094	17566+	LA	R1,V1FUDGE	load v1 fudge		
00012CA8	E711 0000 0006		00000000	17567+	VL	v1,0(R1)	use v21 to test decoder		
00012CAE	E310 5010 0014		00000010	17568+	LGF	R1,V2ADDR	load v2 source		
00012CB4	E721 0000 0006		00000000	17569+	VL	v2,0(R1)	use v22 to test decoder		
00012CBA	E310 5014 0014		00000014	17570+	LGF	R1,V3ADDR	load v3 source		
00012CC0	E731 0000 0006		00000000	17571+	VL	v3,0(R1)	use v23 to test decoder		
00012CC6	E310 5018 0014		00000018	17572+	LGF	R1,V4ADDR	load v4 source		
00012CCC	E741 0000 0006		00000000	17573+	VL	v4,0(R1)	use v24 to test decoder		
00012CD2				17576+	DS	0H	E788 VEVAL		
00012CD2	E7			17577+	DC	X'E7'	- Vector Evaluate		
00012CD3	12			17578+	DC	X'12'	v1, v2		
00012CD4	30			17579+	DC	X'30'	v3, reserved		
00012CD5	A2			17580+	DC	HL1'162'	i5		
00012CD6	40			17581+	DC	x'40'	v4, RXB		
00012CD7	88			17582+	DC	X'88'			
00012CD8	E710 5030 000E		00012C88	17584+	VST	V1,V10364	save v1 output		
00012CDE	07FB			17585+	BR	R11	return		
00012CE0				17586+RE364	DC	0F	xl16 expected result		
00012CE0				17587+	DR0P	R5			
00012CE0	55555555 33333333			17588	DC	XL16'55555555 33333333 CCCCCCCC AAAAAAAA'	result		
00012CE8	CCCCCCCC AAAAAAAA								
00012CF0	33333333 55555555			17589	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00012CF8	66666666 99999999								
00012D00	77777777 BBBB BBBB			17590	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00012D08	DDDD DDDD EEEEEEEE								
00012D10	AAAA AAAAA CCCCCCCC			17591	DC	XL16'AAAA AAAAA CCCCCCCC 33333333 55555555'	v4		
00012D18	33333333 55555555								
				17592					
				17593 * i5 = 164:		/* 10100 100 +++ */			
				17594	VRI_K	VEVAL,164			
00012D20				17595+	DS	0FD			
00012D20		00012D20		17596+	USING	*,R5	base for test data and test routine		
00012D20	00012D68			17597+T365	DC	A(X365)	address of test routine		
00012D24	016D			17598+	DC	H'365'	test number		
00012D26	00			17599+	DC	X'00'			
00012D27	A4			17600+	DC	HL1'164'	i5		
00012D28	E5C5E5C1 D3404040			17601+	DC	CL8'VEVAL'	instruction name		
00012D30	00012DB8			17602+	DC	A(RE365+16)	address of v2 source		
00012D34	00012DC8			17603+	DC	A(RE365+32)	address of v3 source		
00012D38	00012DD8			17604+	DC	A(RE365+48)	address of v4 source		
00012D3C	00000010			17605+	DC	A(16)	result length		
00012D40	00012DA8			17606+REA365	DC	A(RE365)	result address		
00012D48	00000000 00000000			17607+	DS	FD	gap		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00012D50	00000000 00000000			17608+V10365	DS	XL16		V1 output	
00012D58	00000000 00000000								
00012D60	00000000 00000000			17609+ 17610+*	DS	FD		gap	
00012D68				17611+X365	DS	0F			
00012D68	B982 0011			17612+	XGR	R1,R1			
00012D6C	4110 8E94		00001094	17613+	LA	R1,V1FUDGE		load v1 fudge	
00012D70	E711 0000 0006		00000000	17614+	VL	v1,0(R1)		use v21 to test decoder	
00012D76	E310 5010 0014		00000010	17615+	LGF	R1,V2ADDR		load v2 source	
00012D7C	E721 0000 0006		00000000	17616+	VL	v2,0(R1)		use v22 to test decoder	
00012D82	E310 5014 0014		00000014	17617+	LGF	R1,V3ADDR		load v3 source	
00012D88	E731 0000 0006		00000000	17618+	VL	v3,0(R1)		use v23 to test decoder	
00012D8E	E310 5018 0014		00000018	17619+	LGF	R1,V4ADDR		load v4 source	
00012D94	E741 0000 0006		00000000	17620+	VL	v4,0(R1)		use v24 to test decoder	
00012D9A				17623+	DS	0H		E788 VEVAL	
00012D9A	E7			17624+	DC	X'E7'		- Vector Evaluate	
00012D9B	12			17625+	DC	X'12'		v1, v2	
00012D9C	30			17626+	DC	X'30'		v3, reserved	
00012D9D	A4			17627+	DC	HL1'164'		i5	
00012D9E	40			17628+	DC	x'40'		v4, RXB	
00012D9F	88			17629+	DC	X'88'			
00012DA0	E710 5030 000E		00012D50	17631+	VST	V1,V10365		save v1 output	
00012DA6	07FB			17632+	BR	R11		return	
00012DA8				17633+RE365	DC	0F		xl16 expected result	
00012DA8				17634+	DR0P	R5			
00012DA8	22222222 44444444			17635	DC	XL16'22222222 44444444 BBBBBBBB 66666666'		result	
00012DB0	BBBBBBBB 66666666								
00012DB8	33333333 55555555			17636	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00012DC0	99999999 AAAAAAAA								
00012DC8	11111111 22222222			17637	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00012DD0	44444444 88888888								
00012DD8	FFFFFFFF EEEEEEEE			17638	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00012DE0	DDDDDDDD BBBBBBBB								
00012DE8				17639					
00012DE8				17640	VRI_K	VEVAL,164			
00012DE8		00012DE8		17641+	DS	0FD			
00012DE8	00012E30			17642+	USING	*,R5		base for test data and test routine	
00012DEC	016E			17643+T366	DC	A(X366)		address of test routine	
00012DEE	00			17644+	DC	H'366'		test number	
00012DEF	A4			17645+	DC	X'00'			
00012DF0	E5C5E5C1 D3404040			17646+	DC	HL1'164'		i5	
00012DF8	00012E80			17647+	DC	CL8'VEVAL'		instruction name	
00012DFC	00012E90			17648+	DC	A(RE366+16)		address of v2 source	
00012E00	00012EA0			17649+	DC	A(RE366+32)		address of v3 source	
00012E04	00000010			17650+	DC	A(RE366+48)		address of v4 source	
00012E08	00012E70			17651+	DC	A(16)		result length	
00012E10	00000000 00000000			17652+REA366	DC	A(RE366)		result address	
00012E18	00000000 00000000			17653+	DS	FD		gap	
00012E20	00000000 00000000			17654+V10366	DS	XL16		V1 output	
00012E28	00000000 00000000								
00012E30				17655+	DS	FD		gap	
00012E30				17656+*					
00012E30	B982 0011			17657+X366	DS	0F			
00012E30				17658+	XGR	R1,R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00012E34	4110 8E94		00001094	17659+	LA	R1,V1FUDGE	load v1 fudge
00012E38	E711 0000 0006		00000000	17660+	VL	v1,0(R1)	use v21 to test decoder
00012E3E	E310 5010 0014		00000010	17661+	LGF	R1,V2ADDR	load v2 source
00012E44	E721 0000 0006		00000000	17662+	VL	v2,0(R1)	use v22 to test decoder
00012E4A	E310 5014 0014		00000014	17663+	LGF	R1,V3ADDR	load v3 source
00012E50	E731 0000 0006		00000000	17664+	VL	v3,0(R1)	use v23 to test decoder
00012E56	E310 5018 0014		00000018	17665+	LGF	R1,V4ADDR	load v4 source
00012E5C	E741 0000 0006		00000000	17666+	VL	v4,0(R1)	use v24 to test decoder
00012E62				17669+	DS	0H	E788 VEVAL
00012E62	E7			17670+	DC	X'E7'	- Vector Evaluate
00012E63	12			17671+	DC	X'12'	v1, v2
00012E64	30			17672+	DC	X'30'	v3, reserved
00012E65	A4			17673+	DC	HL1'164'	i5
00012E66	40			17674+	DC	x'40'	v4, RXB
00012E67	88			17675+	DC	X'88'	
00012E68	E710 5030 000E		00012E18	17677+	VST	V1,V10366	save v1 output
00012E6E	07FB			17678+	BR	R11	return
00012E70				17679+RE366	DC	0F	xl16 expected result
00012E70				17680+	DROP	R5	
00012E70	44444444 66666666			17681	DC	XL16'44444444 66666666 AAAAAAAA 33333333'	result
00012E78	AAAAAAAA 33333333						
00012E80	33333333 55555555			17682	DC	XL16'33333333 55555555 66666666 99999999'	v2
00012E88	66666666 99999999						
00012E90	77777777 BBBB BBBB			17683	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
00012E98	DDDD DDDD EEEEEEEE						
00012EA0	AAAAAAAA CCCCCCCC			17684	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
00012EA8	33333333 55555555						
00012EB0				17685			
00012EB0				17686 * i5 = 165:		/* 10100 101 */	
00012EB0				17687	VRI_K	VEVAL,165	
00012EB0	00012EF8	00012EB0		17688+	DS	0FD	
00012EB0	016F			17689+	USING	*,R5	base for test data and test routine
00012EB4	00			17690+T367	DC	A(X367)	address of test routine
00012EB6	00			17691+	DC	H'367'	test number
00012EB7	A5			17692+	DC	X'00'	
00012EB8	E5C5E5C1 D3404040			17693+	DC	HL1'165'	i5
00012EC0	00012F48			17694+	DC	CL8'VEVAL'	instruction name
00012EC4	00012F58			17695+	DC	A(RE367+16)	address of v2 source
00012EC8	00012F68			17696+	DC	A(RE367+32)	address of v3 source
00012ECC	00000010			17697+	DC	A(RE367+48)	address of v4 source
00012ED0	00012F38			17698+	DC	A(16)	result length
00012ED8	00000000 00000000			17699+REA367	DC	A(RE367)	result address
00012EE0	00000000 00000000			17700+	DS	FD	gap
00012EE8	00000000 00000000			17701+V10367	DS	XL16	V1 output
00012EF0	00000000 00000000						
00012EF8				17702+	DS	FD	gap
00012EF8				17703+*			
00012EF8	B982 0011			17704+X367	DS	0F	
00012EFC	4110 8E94		00001094	17705+	XGR	R1,R1	
00012F00	E711 0000 0006		00000000	17706+	LA	R1,V1FUDGE	load v1 fudge
00012F06	E310 5010 0014		00000010	17707+	VL	v1,0(R1)	use v21 to test decoder
00012F0C	E721 0000 0006		00000000	17708+	LGF	R1,V2ADDR	load v2 source
00012F12	E310 5014 0014		00000014	17709+	VL	v2,0(R1)	use v22 to test decoder
				17710+	LGF	R1,V3ADDR	load v3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00012F18	E731 0000 0006		00000000	17711+	VL	v3,0(R1)	use v23 to test decoder	
00012F1E	E310 5018 0014		00000018	17712+	LGF	R1,V4ADDR	load v4 source	
00012F24	E741 0000 0006		00000000	17713+	VL	v4,0(R1)	use v24 to test decoder	
00012F2A				17716+	DS	0H	E788 VEVAL	
00012F2A	E7			17717+	DC	X'E7'	- Vector Evaluate	
00012F2B	12			17718+	DC	X'12'	v1, v2	
00012F2C	30			17719+	DC	X'30'	v3, reserved	
00012F2D	A5			17720+	DC	HL1'165'	i5	
00012F2E	40			17721+	DC	x'40'	v4, RXB	
00012F2F	88			17722+	DC	X'88'		
00012F30	E710 5030 000E		00012EE0	17724+	VST	V1,V10367	save v1 output	
00012F36	07FB			17725+	BR	R11	return	
00012F38				17726+RE367	DC	0F	xl16 expected result	
00012F38				17727+	DR0P	R5		
00012F38	33333333 44444444			17728	DC	XL16'33333333 44444444 BBBBBBBB EEEEEEEE'	result	
00012F40	BBBBBBBB EEEEEEEE							
00012F48	33333333 55555555			17729	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00012F50	99999999 AAAAAAAA							
00012F58	11111111 22222222			17730	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00012F60	44444444 88888888							
00012F68	FFFFFFFF EEEEEEEE			17731	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00012F70	DDDDDDDD BBBBBBBB							
00012F78				17732				
00012F78				17733	VRI_K	VEVAL,165		
00012F78	00012FC0	00012F78		17734+	DS	0FD		
00012F78				17735+	USING	*,R5	base for test data and test routine	
00012F7C	0170			17736+T368	DC	A(X368)	address of test routine	
00012F7E	00			17737+	DC	H'368'	test number	
00012F7F	A5			17738+	DC	X'00'		
00012F80	E5C5E5C1 D3404040			17739+	DC	HL1'165'	i5	
00012F88	00013010			17740+	DC	CL8'VEVAL'	instruction name	
00012F8C	00013020			17741+	DC	A(RE368+16)	address of v2 source	
00012F90	00013030			17742+	DC	A(RE368+32)	address of v3 source	
00012F94	00000010			17743+	DC	A(RE368+48)	address of v4 source	
00012F98	00013000			17744+	DC	A(16)	result length	
00012FA0	00000000 00000000			17745+REA368	DC	A(RE368)	result address	
00012FA8	00000000 00000000			17746+	DS	FD	gap	
00012FB0	00000000 00000000			17747+V10368	DS	XL16	V1 output	
00012FB8	00000000 00000000			17748+	DS	FD	gap	
00012FC0				17749+*				
00012FC0	B982 0011			17750+X368	DS	0F		
00012FC4	4110 8E94		00001094	17751+	XGR	R1,R1		
00012FC8	E711 0000 0006		00000000	17752+	LA	R1,V1FUDGE	load v1 fudge	
00012FCE	E310 5010 0014		00000010	17753+	VL	v1,0(R1)	use v21 to test decoder	
00012FD4	E721 0000 0006		00000000	17754+	LGF	R1,V2ADDR	load v2 source	
00012FDA	E310 5014 0014		00000014	17755+	VL	v2,0(R1)	use v22 to test decoder	
00012FE0	E731 0000 0006		00000000	17756+	LGF	R1,V3ADDR	load v3 source	
00012FE6	E310 5018 0014		00000018	17757+	VL	v3,0(R1)	use v23 to test decoder	
00012FEC	E741 0000 0006		00000000	17758+	LGF	R1,V4ADDR	load v4 source	
				17759+	VL	v4,0(R1)	use v24 to test decoder	
00012FF2				17762+	DS	0H	E788 VEVAL	
00012FF2	E7			17763+	DC	X'E7'	- Vector Evaluate	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00012FF3	12			17764+	DC	X'12'		v1, v2	
00012FF4	30			17765+	DC	X'30'		v3, reserved	
00012FF5	A5			17766+	DC	HL1'165'		i5	
00012FF6	40			17767+	DC	x'40'		v4, RXB	
00012FF7	88			17768+	DC	X'88'			
00012FF8	E710 5030 000E		00012FA8	17770+	VST	V1,V10368		save v1 output	
00012FFE	07FB			17771+	BR	R11		return	
00013000				17772+RE368	DC	0F		xl16 expected result	
00013000				17773+	DR0P	R5			
00013000	66666666 66666666			17774	DC	XL16'66666666 66666666	AAAAAAA 33333333'	result	
00013008	AAAAAAA 33333333								
00013010	33333333 55555555			17775	DC	XL16'33333333 55555555	66666666 99999999'	v2	
00013018	66666666 99999999								
00013020	77777777 BBBB BBBB			17776	DC	XL16'77777777 BBBB BBBB	DDDDDDDD EEEEEEEE'	v3	
00013028	DDDDDDDD EEEEEEEE								
00013030	AAAAAAA CCCCCCCC			17777	DC	XL16'AAAAAAA CCCCCCCC	33333333 55555555'	v4	
00013038	33333333 55555555								
				17778					
				17779					
				17780 * Row 21					
				17781 * i5 = 168:		/* 10101 000 +++ */			
				17782	VRI_K	VEVAL,168			
00013040				17783+	DS	0FD			
00013040		00013040		17784+	USING	*,R5		base for test data and test routine	
00013040	00013088			17785+T369	DC	A(X369)		address of test routine	
00013044	0171			17786+	DC	H'369'		test number	
00013046	00			17787+	DC	X'00'			
00013047	A8			17788+	DC	HL1'168'		i5	
00013048	E5C5E5C1 D3404040			17789+	DC	CL8'VEVAL'		instruction name	
00013050	000130D8			17790+	DC	A(RE369+16)		address of v2 source	
00013054	000130E8			17791+	DC	A(RE369+32)		address of v3 source	
00013058	000130F8			17792+	DC	A(RE369+48)		address of v4 source	
0001305C	00000010			17793+	DC	A(16)		result length	
00013060	000130C8			17794+REA369	DC	A(RE369)		result address	
00013068	00000000 00000000			17795+	DS	FD		gap	
00013070	00000000 00000000			17796+V10369	DS	XL16		V1 output	
00013078	00000000 00000000								
00013080	00000000 00000000			17797+	DS	FD		gap	
				17798+*					
00013088				17799+X369	DS	0F			
00013088	B982 0011			17800+	XGR	R1,R1			
0001308C	4110 8E94		00001094	17801+	LA	R1,V1FUDGE		load v1 fudge	
00013090	E711 0000 0006		00000000	17802+	VL	v1,0(R1)		use v21 to test decoder	
00013096	E310 5010 0014		00000010	17803+	LGF	R1,V2ADDR		load v2 source	
0001309C	E721 0000 0006		00000000	17804+	VL	v2,0(R1)		use v22 to test decoder	
000130A2	E310 5014 0014		00000014	17805+	LGF	R1,V3ADDR		load v3 source	
000130A8	E731 0000 0006		00000000	17806+	VL	v3,0(R1)		use v23 to test decoder	
000130AE	E310 5018 0014		00000018	17807+	LGF	R1,V4ADDR		load v4 source	
000130B4	E741 0000 0006		00000000	17808+	VL	v4,0(R1)		use v24 to test decoder	
000130BA				17811+	DS	0H		E788 VEVAL	
000130BA	E7			17812+	DC	X'E7'		- Vector Evaluate	
000130BB	12			17813+	DC	X'12'		v1, v2	
000130BC	30			17814+	DC	X'30'		v3, reserved	
000130BD	A8			17815+	DC	HL1'168'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000130BE	40			17816+	DC	x'40'	v4, RXB		
000130BF	88			17817+	DC	X'88'			
000130C0	E710 5030 000E		00013070	17819+	VST	V1,V10369	save v1 output		
000130C6	07FB			17820+	BR	R11	return		
000130C8				17821+RE369	DC	0F	xl16 expected result		
000130C8				17822+	DR0P	R5			
000130C8	00000000 11111111			17823	DC	XL16'00000000 11111111 22222222 44444444'	result		
000130D0	22222222 44444444								
000130D8	33333333 55555555			17824	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
000130E0	99999999 AAAAAAAA								
000130E8	11111111 22222222			17825	DC	XL16'11111111 22222222 44444444 88888888'	v3		
000130F0	44444444 88888888								
000130F8	FFFFFFFF EEEEEEEE			17826	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00013100	DDDDDDDD BBBBBBBB								
				17827					
				17828	VRI_K	VEVAL,168			
00013108				17829+	DS	0FD			
00013108		00013108		17830+	USING	*,R5	base for test data and test routine		
00013108	00013150			17831+T370	DC	A(X370)	address of test routine		
0001310C	0172			17832+	DC	H'370'	test number		
0001310E	00			17833+	DC	X'00'			
0001310F	A8			17834+	DC	HL1'168'	i5		
00013110	E5C5E5C1 D3404040			17835+	DC	CL8'VEVAL'	instruction name		
00013118	000131A0			17836+	DC	A(RE370+16)	address of v2 source		
0001311C	000131B0			17837+	DC	A(RE370+32)	address of v3 source		
00013120	000131C0			17838+	DC	A(RE370+48)	address of v4 source		
00013124	00000010			17839+	DC	A(16)	result length		
00013128	00013190			17840+REA370	DC	A(RE370)	result address		
00013130	00000000 00000000			17841+	DS	FD	gap		
00013138	00000000 00000000			17842+V10370	DS	XL16	V1 output		
00013140	00000000 00000000								
00013148	00000000 00000000			17843+	DS	FD	gap		
				17844+*					
00013150				17845+X370	DS	0F			
00013150	B982 0011			17846+	XGR	R1,R1			
00013154	4110 8E94		00001094	17847+	LA	R1,V1FUDGE	load v1 fudge		
00013158	E711 0000 0006		00000000	17848+	VL	v1,0(R1)	use v21 to test decoder		
0001315E	E310 5010 0014		00000010	17849+	LGF	R1,V2ADDR	load v2 source		
00013164	E721 0000 0006		00000000	17850+	VL	v2,0(R1)	use v22 to test decoder		
0001316A	E310 5014 0014		00000014	17851+	LGF	R1,V3ADDR	load v3 source		
00013170	E731 0000 0006		00000000	17852+	VL	v3,0(R1)	use v23 to test decoder		
00013176	E310 5018 0014		00000018	17853+	LGF	R1,V4ADDR	load v4 source		
0001317C	E741 0000 0006		00000000	17854+	VL	v4,0(R1)	use v24 to test decoder		
00013182				17857+	DS	0H	E788 VEVAL		
00013182	E7			17858+	DC	X'E7'	- Vector Evaluate		
00013183	12			17859+	DC	X'12'	v1, v2		
00013184	30			17860+	DC	X'30'	v3, reserved		
00013185	A8			17861+	DC	HL1'168'	i5		
00013186	40			17862+	DC	x'40'	v4, RXB		
00013187	88			17863+	DC	X'88'			
00013188	E710 5030 000E		00013138	17865+	VST	V1,V10370	save v1 output		
0001318E	07FB			17866+	BR	R11	return		
00013190				17867+RE370	DC	0F	xl16 expected result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00013190				17868+	DROP	R5			
00013190	44444444	22222222		17869	DC	XL16'	44444444 22222222 88888888 22222222'	result	
00013198	88888888	22222222							
000131A0	33333333	55555555		17870	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
000131A8	66666666	99999999							
000131B0	77777777	BBBBBBBB		17871	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
000131B8	DDDDDDDD	EEEEEEEE							
000131C0	AAAAAAAA	CCCCCCCC		17872	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
000131C8	33333333	55555555							
				17873					
				17874	*	i5 = 169:	/* 10101 001 +++ */		
000131D0				17875	VRI_K	VEVAL, 169			
000131D0		000131D0		17876+	DS	0FD			
000131D0	00013218			17877+	USING	*, R5		base for test data and test routine	
000131D0	0173			17878+T371	DC	A(X371)		address of test routine	
000131D4	0173			17879+	DC	H'371'		test number	
000131D6	00			17880+	DC	X'00'			
000131D7	A9			17881+	DC	HL1'169'		i5	
000131D8	E5C5E5C1	D3404040		17882+	DC	CL8'VEVAL'		instruction name	
000131E0	00013268			17883+	DC	A(RE371+16)		address of v2 source	
000131E4	00013278			17884+	DC	A(RE371+32)		address of v3 source	
000131E8	00013288			17885+	DC	A(RE371+48)		address of v4 source	
000131EC	00000010			17886+	DC	A(16)		result length	
000131F0	00013258			17887+REA371	DC	A(RE371)		result address	
000131F8	00000000	00000000		17888+	DS	FD		gap	
00013200	00000000	00000000		17889+V10371	DS	XL16		V1 output	
00013208	00000000	00000000							
00013210	00000000	00000000		17890+	DS	FD		gap	
				17891+*					
00013218				17892+X371	DS	0F			
00013218	B982 0011			17893+	XGR	R1, R1			
0001321C	4110 8E94		00001094	17894+	LA	R1, V1FUDGE		load v1 fudge	
00013220	E711 0000 0006		00000000	17895+	VL	v1, 0(R1)		use v21 to test decoder	
00013226	E310 5010 0014		00000010	17896+	LGF	R1, V2ADDR		load v2 source	
0001322C	E721 0000 0006		00000000	17897+	VL	v2, 0(R1)		use v22 to test decoder	
00013232	E310 5014 0014		00000014	17898+	LGF	R1, V3ADDR		load v3 source	
00013238	E731 0000 0006		00000000	17899+	VL	v3, 0(R1)		use v23 to test decoder	
0001323E	E310 5018 0014		00000018	17900+	LGF	R1, V4ADDR		load v4 source	
00013244	E741 0000 0006		00000000	17901+	VL	v4, 0(R1)		use v24 to test decoder	
0001324A				17904+	DS	0H		E788 VEVAL	
0001324A	E7			17905+	DC	X'E7'		- Vector Evaluate	
0001324B	12			17906+	DC	X'12'		v1, v2	
0001324C	30			17907+	DC	X'30'		v3, reserved	
0001324D	A9			17908+	DC	HL1'169'		i5	
0001324E	40			17909+	DC	x'40'		v4, RXB	
0001324F	88			17910+	DC	X'88'			
00013250	E710 5030 000E		00013200	17912+	VST	V1, V10371		save v1 output	
00013256	07FB			17913+	BR	R11		return	
00013258				17914+RE371	DC	0F		xl16 expected result	
00013258				17915+	DROP	R5			
00013258	11111111	11111111		17916	DC	XL16'	11111111 11111111 22222222 CCCCCCCC'	result	
00013260	22222222	CCCCCCCC							
00013268	33333333	55555555		17917	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00013270	99999999	AAAAAAA							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00013278	11111111	22222222		17918	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00013280	44444444	88888888							
00013288	FFFFFFFF	EEEEEEEE		17919	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00013290	DDDDDDDD	BBBBBBBB							
				17920					
00013298				17921	VRI_K	VEVAL, 169			
00013298			00013298	17922+	DS	0FD			
00013298	000132E0			17923+	USING	*, R5	base for test data and test routine		
0001329C	0174			17924+T372	DC	A(X372)	address of test routine		
0001329E	00			17925+	DC	H'372'	test number		
0001329F	A9			17926+	DC	X'00'			
000132A0	E5C5E5C1	D3404040		17927+	DC	HL1'169'	i5		
000132A8	00013330			17928+	DC	CL8'VEVAL'	instruction name		
000132AC	00013340			17929+	DC	A(RE372+16)	address of v2 source		
000132B0	00013350			17930+	DC	A(RE372+32)	address of v3 source		
000132B4	00000010			17931+	DC	A(RE372+48)	address of v4 source		
000132B8	00013320			17932+	DC	A(16)	result length		
000132C0	00000000	00000000		17933+REA372	DC	A(RE372)	result address		
000132C8	00000000	00000000		17934+	DS	FD	gap		
000132D0	00000000	00000000		17935+V10372	DS	XL16	V1 output		
000132D8	00000000	00000000		17936+	DS	FD	gap		
				17937+*					
000132E0				17938+X372	DS	0F			
000132E0	B982 0011			17939+	XGR	R1, R1			
000132E4	4110 8E94		00001094	17940+	LA	R1, V1FUDGE	load v1 fudge		
000132E8	E711 0000 0006		00000000	17941+	VL	v1, 0(R1)	use v21 to test decoder		
000132EE	E310 5010 0014		00000010	17942+	LGF	R1, V2ADDR	load v2 source		
000132F4	E721 0000 0006		00000000	17943+	VL	v2, 0(R1)	use v22 to test decoder		
000132FA	E310 5014 0014		00000014	17944+	LGF	R1, V3ADDR	load v3 source		
00013300	E731 0000 0006		00000000	17945+	VL	v3, 0(R1)	use v23 to test decoder		
00013306	E310 5018 0014		00000018	17946+	LGF	R1, V4ADDR	load v4 source		
0001330C	E741 0000 0006		00000000	17947+	VL	v4, 0(R1)	use v24 to test decoder		
00013312				17950+	DS	0H	E788 VEVAL		
00013312	E7			17951+	DC	X'E7'	- Vector Evaluate		
00013313	12			17952+	DC	X'12'	v1, v2		
00013314	30			17953+	DC	X'30'	v3, reserved		
00013315	A9			17954+	DC	HL1'169'	i5		
00013316	40			17955+	DC	x'40'	v4, RXB		
00013317	88			17956+	DC	X'88'			
00013318	E710 5030 000E		000132C8	17958+	VST	V1, V10372	save v1 output		
0001331E	07FB			17959+	BR	R11	return		
00013320				17960+RE372	DC	0F	xl16 expected result		
00013320				17961+	DROP	R5			
00013320	66666666	22222222		17962	DC	XL16'	66666666 22222222 88888888 22222222'	result	
00013328	88888888	22222222							
00013330	33333333	55555555		17963	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00013338	66666666	99999999							
00013340	77777777	BBBBBBBB		17964	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00013348	DDDDDDDD	EEEEEEEE							
00013350	AAAAAAAA	CCCCCCCC		17965	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00013358	33333333	55555555							
				17966					
				17967	*	i5 = 170: /* 10101 010 */			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				17968	VRI_K	VEVAL, 170			
00013360				17969+	DS	0FD			
00013360		00013360		17970+	USING	*, R5		base for test data and test routine	
00013360	000133A8			17971+T373	DC	A(X373)		address of test routine	
00013364	0175			17972+	DC	H'373'		test number	
00013366	00			17973+	DC	X'00'			
00013367	AA			17974+	DC	HL1'170'		i5	
00013368	E5C5E5C1 D3404040			17975+	DC	CL8'VEVAL'		instruction name	
00013370	000133F8			17976+	DC	A(RE373+16)		address of v2 source	
00013374	00013408			17977+	DC	A(RE373+32)		address of v3 source	
00013378	00013418			17978+	DC	A(RE373+48)		address of v4 source	
0001337C	00000010			17979+	DC	A(16)		result length	
00013380	000133E8			17980+REA373	DC	A(RE373)		result address	
00013388	00000000 00000000			17981+	DS	FD		gap	
00013390	00000000 00000000			17982+V10373	DS	XL16		V1 output	
00013398	00000000 00000000								
000133A0	00000000 00000000			17983+	DS	FD		gap	
				17984+*					
000133A8				17985+X373	DS	0F			
000133A8	B982 0011			17986+	XGR	R1, R1			
000133AC	4110 8E94		00001094	17987+	LA	R1, V1FUDGE		load v1 fudge	
000133B0	E711 0000 0006		00000000	17988+	VL	v1, 0(R1)		use v21 to test decoder	
000133B6	E310 5010 0014		00000010	17989+	LGF	R1, V2ADDR		load v2 source	
000133BC	E721 0000 0006		00000000	17990+	VL	v2, 0(R1)		use v22 to test decoder	
000133C2	E310 5014 0014		00000014	17991+	LGF	R1, V3ADDR		load v3 source	
000133C8	E731 0000 0006		00000000	17992+	VL	v3, 0(R1)		use v23 to test decoder	
000133CE	E310 5018 0014		00000018	17993+	LGF	R1, V4ADDR		load v4 source	
000133D4	E741 0000 0006		00000000	17994+	VL	v4, 0(R1)		use v24 to test decoder	
000133DA				17997+	DS	0H		E788 VEVAL	
000133DA	E7			17998+	DC	X'E7'		- Vector Evaluate	
000133DB	12			17999+	DC	X'12'		v1, v2	
000133DC	30			18000+	DC	X'30'		v3, reserved	
000133DD	AA			18001+	DC	HL1'170'		i5	
000133DE	40			18002+	DC	x'40'		v4, RXB	
000133DF	88			18003+	DC	X'88'			
000133E0	E710 5030 000E		00013390	18005+	VST	V1, V10373		save v1 output	
000133E6	07FB			18006+	BR	R11		return	
000133E8				18007+RE373	DC	0F		xl16 expected result	
000133E8				18008+	DROP	R5			
000133E8	00000000 11111111			18009	DC	XL16'00000000 11111111 22222222 44444444'		result	
000133F0	22222222 44444444								
000133F8	33333333 55555555			18010	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00013400	99999999 AAAAAAAA								
00013408	11111111 22222222			18011	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00013410	44444444 88888888								
00013418	FFFFFFFF EEEEEEEE			18012	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
00013420	DDDDDDDD BBBB BBBB								
				18013					
				18014	VRI_K	VEVAL, 170			
00013428				18015+	DS	0FD			
00013428		00013428		18016+	USING	*, R5		base for test data and test routine	
00013428	00013470			18017+T374	DC	A(X374)		address of test routine	
0001342C	0176			18018+	DC	H'374'		test number	
0001342E	00			18019+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001342F	AA			18020+	DC	HL1'170'	i5	
00013430	E5C5E5C1 D3404040			18021+	DC	CL8'VEVAL'	instruction name	
00013438	000134C0			18022+	DC	A(RE374+16)	address of v2 source	
0001343C	000134D0			18023+	DC	A(RE374+32)	address of v3 source	
00013440	000134E0			18024+	DC	A(RE374+48)	address of v4 source	
00013444	00000010			18025+	DC	A(16)	result length	
00013448	000134B0			18026+REA374	DC	A(RE374)	result address	
00013450	00000000 00000000			18027+	DS	FD	gap	
00013458	00000000 00000000			18028+V10374	DS	XL16	V1 output	
00013460	00000000 00000000							
00013468	00000000 00000000			18029+	DS	FD	gap	
				18030+*				
00013470				18031+X374	DS	0F		
00013470	B982 0011			18032+	XGR	R1,R1		
00013474	4110 8E94		00001094	18033+	LA	R1,V1FUDGE	load v1 fudge	
00013478	E711 0000 0006		00000000	18034+	VL	v1,0(R1)	use v21 to test decoder	
0001347E	E310 5010 0014		00000010	18035+	LGF	R1,V2ADDR	load v2 source	
00013484	E721 0000 0006		00000000	18036+	VL	v2,0(R1)	use v22 to test decoder	
0001348A	E310 5014 0014		00000014	18037+	LGF	R1,V3ADDR	load v3 source	
00013490	E731 0000 0006		00000000	18038+	VL	v3,0(R1)	use v23 to test decoder	
00013496	E310 5018 0014		00000018	18039+	LGF	R1,V4ADDR	load v4 source	
0001349C	E741 0000 0006		00000000	18040+	VL	v4,0(R1)	use v24 to test decoder	
000134A2				18043+	DS	0H	E788 VEVAL	
000134A2	E7			18044+	DC	X'E7'	- Vector Evaluate	
000134A3	12			18045+	DC	X'12'	v1, v2	
000134A4	30			18046+	DC	X'30'	v3, reserved	
000134A5	AA			18047+	DC	HL1'170'	i5	
000134A6	40			18048+	DC	x'40'	v4, RXB	
000134A7	88			18049+	DC	X'88'		
000134A8	E710 5030 000E		00013458	18051+	VST	V1,V10374	save v1 output	
000134AE	07FB			18052+	BR	R11	return	
000134B0				18053+RE374	DC	0F	xl16 expected result	
000134B0				18054+	DROP	R5		
000134B0	55555555 33333333			18055	DC	XL16'55555555 33333333 CCCCCCCC AAAAAAAA'	result	
000134B8	CCCCCCCC AAAAAAAA							
000134C0	33333333 55555555			18056	DC	XL16'33333333 55555555 66666666 99999999'	v2	
000134C8	66666666 99999999							
000134D0	77777777 BBBB BBBB			18057	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
000134D8	DDDDDDDD EEEEEEEE							
000134E0	AAAAAAAA CCCCCCCC			18058	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
000134E8	33333333 55555555							
				18059				
				18060 * i5 = 171:		/* 10101 011 +++ */		
				18061	VRI_K	VEVAL,171		
000134F0				18062+	DS	0FD		
000134F0		000134F0		18063+	USING	*,R5	base for test data and test routine	
000134F0	00013538			18064+T375	DC	A(X375)	address of test routine	
000134F4	0177			18065+	DC	H'375'	test number	
000134F6	00			18066+	DC	X'00'		
000134F7	AB			18067+	DC	HL1'171'	i5	
000134F8	E5C5E5C1 D3404040			18068+	DC	CL8'VEVAL'	instruction name	
00013500	00013588			18069+	DC	A(RE375+16)	address of v2 source	
00013504	00013598			18070+	DC	A(RE375+32)	address of v3 source	
00013508	000135A8			18071+	DC	A(RE375+48)	address of v4 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001350C	00000010			18072+	DC	A(16)	result length	
00013510	00013578			18073+REA375	DC	A(RE375)	result address	
00013518	00000000 00000000			18074+	DS	FD	gap	
00013520	00000000 00000000			18075+V10375	DS	XL16	V1 output	
00013528	00000000 00000000							
00013530	00000000 00000000			18076+	DS	FD	gap	
				18077+*				
00013538				18078+X375	DS	0F		
00013538	B982 0011			18079+	XGR	R1,R1		
0001353C	4110 8E94		00001094	18080+	LA	R1,V1FUDGE	load v1 fudge	
00013540	E711 0000 0006		00000000	18081+	VL	v1,0(R1)	use v21 to test decoder	
00013546	E310 5010 0014		00000010	18082+	LGF	R1,V2ADDR	load v2 source	
0001354C	E721 0000 0006		00000000	18083+	VL	v2,0(R1)	use v22 to test decoder	
00013552	E310 5014 0014		00000014	18084+	LGF	R1,V3ADDR	load v3 source	
00013558	E731 0000 0006		00000000	18085+	VL	v3,0(R1)	use v23 to test decoder	
0001355E	E310 5018 0014		00000018	18086+	LGF	R1,V4ADDR	load v4 source	
00013564	E741 0000 0006		00000000	18087+	VL	v4,0(R1)	use v24 to test decoder	
0001356A				18090+	DS	0H	E788 VEVAL	
0001356A	E7			18091+	DC	X'E7'	- Vector Evaluate	
0001356B	12			18092+	DC	X'12'	v1, v2	
0001356C	30			18093+	DC	X'30'	v3, reserved	
0001356D	AB			18094+	DC	HL1'171'	i5	
0001356E	40			18095+	DC	x'40'	v4, RXB	
0001356F	88			18096+	DC	X'88'		
00013570	E710 5030 000E		00013520	18098+	VST	V1,V10375	save v1 output	
00013576	07FB			18099+	BR	R11	return	
00013578				18100+RE375	DC	0F	xl16 expected result	
00013578				18101+	DROP	R5		
00013578	11111111 11111111			18102	DC	XL16'11111111 11111111 22222222 CCCCCCCC'	result	
00013580	22222222 CCCCCCCC							
00013588	33333333 55555555			18103	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00013590	99999999 AAAAAAAA							
00013598	11111111 22222222			18104	DC	XL16'11111111 22222222 44444444 88888888'	v3	
000135A0	44444444 88888888							
000135A8	FFFFFFFF EEEEEEEE			18105	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
000135B0	DDDDDDDD BBBBBBBB							
				18106				
000135B8				18107	VRI_K	VEVAL,171		
000135B8		000135B8		18108+	DS	0FD		
000135B8	00013600			18109+	USING	*,R5	base for test data and test routine	
000135BC	0178			18110+T376	DC	A(X376)	address of test routine	
000135BE	00			18111+	DC	H'376'	test number	
000135BF	AB			18112+	DC	X'00'		
000135C0	E5C5E5C1 D3404040			18113+	DC	HL1'171'	i5	
000135C8	00013650			18114+	DC	CL8'VEVAL'	instruction name	
000135CC	00013660			18115+	DC	A(RE376+16)	address of v2 source	
000135D0	00013670			18116+	DC	A(RE376+32)	address of v3 source	
000135D4	00000010			18117+	DC	A(RE376+48)	address of v4 source	
000135D8	00013640			18118+	DC	A(16)	result length	
000135E0	00000000 00000000			18119+REA376	DC	A(RE376)	result address	
000135E8	00000000 00000000			18120+	DS	FD	gap	
000135F0	00000000 00000000			18121+V10376	DS	XL16	V1 output	
000135F8	00000000 00000000			18122+	DS	FD	gap	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00013600				18123+*					
00013600	B982 0011			18124+X376	DS	0F			
00013604	4110 8E94		00001094	18125+	XGR	R1,R1			
00013608	E711 0000 0006		00000000	18126+	LA	R1,V1FUDGE	load v1 fudge		
0001360E	E310 5010 0014		00000010	18127+	VL	v1,0(R1)	use v21 to test decoder		
00013614	E721 0000 0006		00000000	18128+	LGF	R1,V2ADDR	load v2 source		
0001361A	E310 5014 0014		00000014	18129+	VL	v2,0(R1)	use v22 to test decoder		
00013620	E731 0000 0006		00000000	18130+	LGF	R1,V3ADDR	load v3 source		
00013626	E310 5018 0014		00000018	18131+	VL	v3,0(R1)	use v23 to test decoder		
0001362C	E741 0000 0006		00000000	18132+	LGF	R1,V4ADDR	load v4 source		
				18133+	VL	v4,0(R1)	use v24 to test decoder		
00013632				18136+	DS	0H	E788 VEVAL		
00013632	E7			18137+	DC	X'E7'	- Vector Evaluate		
00013633	12			18138+	DC	X'12'	v1, v2		
00013634	30			18139+	DC	X'30'	v3, reserved		
00013635	AB			18140+	DC	HL1'171'	i5		
00013636	40			18141+	DC	x'40'	v4, RXB		
00013637	88			18142+	DC	X'88'			
00013638	E710 5030 000E		000135E8	18144+	VST	V1,V10376	save v1 output		
0001363E	07FB			18145+	BR	R11	return		
00013640				18146+RE376	DC	0F	xl16 expected result		
00013640				18147+	DR0P	R5			
00013640	77777777 33333333			18148	DC	XL16'77777777 33333333 CCCCCCCC AAAAAAAA'	result		
00013648	CCCCCCCC AAAAAAAA								
00013650	33333333 55555555			18149	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00013658	66666666 99999999								
00013660	77777777 BBBB BBBB			18150	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00013668	DDDDDDDD EEEEEEEE								
00013670	AAAAAAA CCCCCCCC			18151	DC	XL16'AAAAAAA CCCCCCCC 33333333 55555555'	v4		
00013678	33333333 55555555								
				18152					
				18153 * i5 = 173:	/*	10101 101 +++ */			
				18154	VRI_K	VEVAL,173			
00013680				18155+	DS	0FD			
00013680		00013680		18156+	USING	*,R5	base for test data and test routine		
00013680	000136C8			18157+T377	DC	A(X377)	address of test routine		
00013684	0179			18158+	DC	H'377'	test number		
00013686	00			18159+	DC	X'00'			
00013687	AD			18160+	DC	HL1'173'	i5		
00013688	E5C5E5C1 D3404040			18161+	DC	CL8'VEVAL'	instruction name		
00013690	00013718			18162+	DC	A(RE377+16)	address of v2 source		
00013694	00013728			18163+	DC	A(RE377+32)	address of v3 source		
00013698	00013738			18164+	DC	A(RE377+48)	address of v4 source		
0001369C	00000010			18165+	DC	A(16)	result length		
000136A0	00013708			18166+REA377	DC	A(RE377)	result address		
000136A8	00000000 00000000			18167+	DS	FD	gap		
000136B0	00000000 00000000			18168+V10377	DS	XL16	V1 output		
000136B8	00000000 00000000								
000136C0	00000000 00000000			18169+	DS	FD	gap		
				18170+*					
000136C8				18171+X377	DS	0F			
000136C8	B982 0011			18172+	XGR	R1,R1			
000136CC	4110 8E94		00001094	18173+	LA	R1,V1FUDGE	load v1 fudge		
000136D0	E711 0000 0006		00000000	18174+	VL	v1,0(R1)	use v21 to test decoder		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000136D6	E310 5010 0014		00000010	18175+	LGF	R1,V2ADDR	load v2 source	
000136DC	E721 0000 0006		00000000	18176+	VL	v2,0(R1)	use v22 to test decoder	
000136E2	E310 5014 0014		00000014	18177+	LGF	R1,V3ADDR	load v3 source	
000136E8	E731 0000 0006		00000000	18178+	VL	v3,0(R1)	use v23 to test decoder	
000136EE	E310 5018 0014		00000018	18179+	LGF	R1,V4ADDR	load v4 source	
000136F4	E741 0000 0006		00000000	18180+	VL	v4,0(R1)	use v24 to test decoder	
000136FA				18183+	DS	0H	E788 VEVAL	
000136FA	E7			18184+	DC	X'E7'	- Vector Evaluate	
000136FB	12			18185+	DC	X'12'	v1, v2	
000136FC	30			18186+	DC	X'30'	v3, reserved	
000136FD	AD			18187+	DC	HL1'173'	i5	
000136FE	40			18188+	DC	x'40'	v4, RXB	
000136FF	88			18189+	DC	X'88'		
00013700	E710 5030 000E		000136B0	18191+	VST	V1,V10377	save v1 output	
00013706	07FB			18192+	BR	R11	return	
00013708				18193+RE377	DC	0F	xl16 expected result	
00013708				18194+	DR0P	R5		
00013708	33333333 55555555			18195	DC	XL16'33333333 55555555 BBBBBBBB EEEEEEEE'	result	
00013710	BBBBBBBB EEEEEEEE							
00013718	33333333 55555555			18196	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00013720	99999999 AAAAAAAA							
00013728	11111111 22222222			18197	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00013730	44444444 88888888							
00013738	FFFFFFFF EEEEEEEE			18198	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00013740	DDDDDDDD BBBBBBBB							
				18199				
				18200	VRI_K	VEVAL,173		
00013748				18201+	DS	0FD		
00013748		00013748		18202+	USING	*,R5	base for test data and test routine	
00013748	00013790			18203+T378	DC	A(X378)	address of test routine	
0001374C	017A			18204+	DC	H'378'	test number	
0001374E	00			18205+	DC	X'00'		
0001374F	AD			18206+	DC	HL1'173'	i5	
00013750	E5C5E5C1 D3404040			18207+	DC	CL8'VEVAL'	instruction name	
00013758	000137E0			18208+	DC	A(RE378+16)	address of v2 source	
0001375C	000137F0			18209+	DC	A(RE378+32)	address of v3 source	
00013760	00013800			18210+	DC	A(RE378+48)	address of v4 source	
00013764	00000010			18211+	DC	A(16)	result length	
00013768	000137D0			18212+REA378	DC	A(RE378)	result address	
00013770	00000000 00000000			18213+	DS	FD	gap	
00013778	00000000 00000000			18214+V10378	DS	XL16	V1 output	
00013780	00000000 00000000							
00013788	00000000 00000000			18215+	DS	FD	gap	
				18216+*				
00013790				18217+X378	DS	0F		
00013790	B982 0011			18218+	XGR	R1,R1		
00013794	4110 8E94		00001094	18219+	LA	R1,V1FUDGE	load v1 fudge	
00013798	E711 0000 0006		00000000	18220+	VL	v1,0(R1)	use v21 to test decoder	
0001379E	E310 5010 0014		00000010	18221+	LGF	R1,V2ADDR	load v2 source	
000137A4	E721 0000 0006		00000000	18222+	VL	v2,0(R1)	use v22 to test decoder	
000137AA	E310 5014 0014		00000014	18223+	LGF	R1,V3ADDR	load v3 source	
000137B0	E731 0000 0006		00000000	18224+	VL	v3,0(R1)	use v23 to test decoder	
000137B6	E310 5018 0014		00000018	18225+	LGF	R1,V4ADDR	load v4 source	
000137BC	E741 0000 0006		00000000	18226+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000137C2				18229+	DS	0H		E788 VEVAL	
000137C2	E7			18230+	DC	X'E7'		- Vector Evaluate	
000137C3	12			18231+	DC	X'12'		v1, v2	
000137C4	30			18232+	DC	X'30'		v3, reserved	
000137C5	AD			18233+	DC	HL1'173'		i5	
000137C6	40			18234+	DC	x'40'		v4, RXB	
000137C7	88			18235+	DC	X'88'			
000137C8	E710 5030 000E		00013778	18237+	VST	V1,V10378		save v1 output	
000137CE	07FB			18238+	BR	R11		return	
000137D0				18239+RE378	DC	0F		xl16 expected result	
000137D0				18240+	DR0P	R5			
000137D0	66666666 66666666			18241	DC	XL16'66666666 66666666	AAAAAAA 33333333'	result	
000137D8	AAAAAAA 33333333								
000137E0	33333333 55555555			18242	DC	XL16'33333333 55555555	66666666 99999999'	v2	
000137E8	66666666 99999999								
000137F0	77777777 BBBB BBBB			18243	DC	XL16'77777777 BBBB BBBB	DDDDDDDD EEEEEEEE'	v3	
000137F8	DDDDDDDD EEEEEEEE								
00013800	AAAAAAA CCCCCCCC			18244	DC	XL16'AAAAAAA CCCCCCCC	33333333 55555555'	v4	
00013808	33333333 55555555								
				18245					
				18246 * i5 = 175:		/* 10101 111 */			
00013810				18247	VRI_K	VEVAL,175			
00013810		00013810		18248+	DS	0FD			
00013810	00013858			18249+	USING	*,R5		base for test data and test routine	
00013814	017B			18250+T379	DC	A(X379)		address of test routine	
00013816	00			18251+	DC	H'379'		test number	
00013817	AF			18252+	DC	X'00'			
00013818	E5C5E5C1 D3404040			18253+	DC	HL1'175'		i5	
00013820	000138A8			18254+	DC	CL8'VEVAL'		instruction name	
00013824	000138B8			18255+	DC	A(RE379+16)		address of v2 source	
00013828	000138C8			18256+	DC	A(RE379+32)		address of v3 source	
0001382C	00000010			18257+	DC	A(RE379+48)		address of v4 source	
00013830	00013898			18258+	DC	A(16)		result length	
00013838	00000000 00000000			18259+REA379	DC	A(RE379)		result address	
00013840	00000000 00000000			18260+	DS	FD		gap	
00013848	00000000 00000000			18261+V10379	DS	XL16		V1 output	
00013850	00000000 00000000			18262+	DS	FD		gap	
				18263+*					
00013858				18264+X379	DS	0F			
00013858	B982 0011			18265+	XGR	R1,R1			
0001385C	4110 8E94		00001094	18266+	LA	R1,V1FUDGE		load v1 fudge	
00013860	E711 0000 0006		00000000	18267+	VL	v1,0(R1)		use v21 to test decoder	
00013866	E310 5010 0014		00000010	18268+	LGF	R1,V2ADDR		load v2 source	
0001386C	E721 0000 0006		00000000	18269+	VL	v2,0(R1)		use v22 to test decoder	
00013872	E310 5014 0014		00000014	18270+	LGF	R1,V3ADDR		load v3 source	
00013878	E731 0000 0006		00000000	18271+	VL	v3,0(R1)		use v23 to test decoder	
0001387E	E310 5018 0014		00000018	18272+	LGF	R1,V4ADDR		load v4 source	
00013884	E741 0000 0006		00000000	18273+	VL	v4,0(R1)		use v24 to test decoder	
0001388A				18276+	DS	0H		E788 VEVAL	
0001388A	E7			18277+	DC	X'E7'		- Vector Evaluate	
0001388B	12			18278+	DC	X'12'		v1, v2	
0001388C	30			18279+	DC	X'30'		v3, reserved	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0001388D	AF			18280+	DC	HL1'175'	i5		
0001388E	40			18281+	DC	x'40'	v4, RXB		
0001388F	88			18282+	DC	X'88'			
00013890	E710 5030 000E		00013840	18284+	VST	V1,V10379	save v1 output		
00013896	07FB			18285+	BR	R11	return		
00013898				18286+RE379	DC	0F	xl16 expected result		
00013898				18287+	DROP	R5			
00013898	33333333 55555555			18288	DC	XL16'33333333 55555555 BBBBBBBB EEEEEEEE'	result		
000138A0	BBBBBBBB EEEEEEEE								
000138A8	33333333 55555555			18289	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
000138B0	99999999 AAAAAAAA								
000138B8	11111111 22222222			18290	DC	XL16'11111111 22222222 44444444 88888888'	v3		
000138C0	44444444 88888888								
000138C8	FFFFFFFF EEEEEEEE			18291	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
000138D0	DDDDDDDD BBBBBBBB								
				18292					
000138D8				18293	VRI_K	VEVAL,175			
000138D8		000138D8		18294+	DS	0FD			
000138D8	00013920			18295+	USING	*,R5	base for test data and test routine		
000138DC	017C			18296+T380	DC	A(X380)	address of test routine		
000138DE	00			18297+	DC	H'380'	test number		
000138DF	AF			18298+	DC	X'00'			
000138E0	E5C5E5C1 D3404040			18299+	DC	HL1'175'	i5		
000138E8	00013970			18300+	DC	CL8'VEVAL'	instruction name		
000138EC	00013980			18301+	DC	A(RE380+16)	address of v2 source		
000138F0	00013990			18302+	DC	A(RE380+32)	address of v3 source		
000138F4	00000010			18303+	DC	A(RE380+48)	address of v4 source		
000138F8	00013960			18304+	DC	A(16)	result length		
00013900	00000000 00000000			18305+REA380	DC	A(RE380)	result address		
00013908	00000000 00000000			18306+	DS	FD	gap		
00013910	00000000 00000000			18307+V10380	DS	XL16	V1 output		
00013918	00000000 00000000								
				18308+	DS	FD	gap		
				18309+*					
00013920				18310+X380	DS	0F			
00013920	B982 0011			18311+	XGR	R1,R1			
00013924	4110 8E94		00001094	18312+	LA	R1,V1FUDGE	load v1 fudge		
00013928	E711 0000 0006		00000000	18313+	VL	v1,0(R1)	use v21 to test decoder		
0001392E	E310 5010 0014		00000010	18314+	LGF	R1,V2ADDR	load v2 source		
00013934	E721 0000 0006		00000000	18315+	VL	v2,0(R1)	use v22 to test decoder		
0001393A	E310 5014 0014		00000014	18316+	LGF	R1,V3ADDR	load v3 source		
00013940	E731 0000 0006		00000000	18317+	VL	v3,0(R1)	use v23 to test decoder		
00013946	E310 5018 0014		00000018	18318+	LGF	R1,V4ADDR	load v4 source		
0001394C	E741 0000 0006		00000000	18319+	VL	v4,0(R1)	use v24 to test decoder		
00013952				18322+	DS	0H	E788 VEVAL		
00013952	E7			18323+	DC	X'E7'	- Vector Evaluate		
00013953	12			18324+	DC	X'12'	v1, v2		
00013954	30			18325+	DC	X'30'	v3, reserved		
00013955	AF			18326+	DC	HL1'175'	i5		
00013956	40			18327+	DC	x'40'	v4, RXB		
00013957	88			18328+	DC	X'88'			
00013958	E710 5030 000E		00013908	18330+	VST	V1,V10380	save v1 output		
0001395E	07FB			18331+	BR	R11	return		

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
00013960					18332+RE380	DC	0F	xl16 expected result			
00013960					18333+	DROP	R5				
00013960	77777777	77777777			18334	DC	XL16'	77777777	77777777	EEEEEEEE BBBB BBBB'	result
00013968	EEEEEEEE	BBBBBBBB									
00013970	33333333	55555555			18335	DC	XL16'	33333333	55555555	66666666 99999999'	v2
00013978	66666666	99999999									
00013980	77777777	BBBBBBBB			18336	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE'	v3
00013988	DDDDDDDD	EEEEEEEE									
00013990	AAAAAAAA	CCCCCCCC			18337	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555'	v4
00013998	33333333	55555555									
					18338						
					18339						
					18340	* Row 22					
					18341	* i5 = 176:	/* 10110 000	+++	*/		
					18342		VRI_K	VEVAL,176			
000139A0					18343+	DS	0FD				
000139A0			000139A0		18344+	USING	*,R5	base for test data and test routine			
000139A0	000139E8				18345+T381	DC	A(X381)	address of test routine			
000139A4	017D				18346+	DC	H'381'	test number			
000139A6	00				18347+	DC	X'00'				
000139A7	B0				18348+	DC	HL1'176'	i5			
000139A8	E5C5E5C1	D3404040			18349+	DC	CL8'VEVAL'	instruction name			
000139B0	00013A38				18350+	DC	A(RE381+16)	address of v2 source			
000139B4	00013A48				18351+	DC	A(RE381+32)	address of v3 source			
000139B8	00013A58				18352+	DC	A(RE381+48)	address of v4 source			
000139BC	00000010				18353+	DC	A(16)	result length			
000139C0	00013A28				18354+REA381	DC	A(RE381)	result address			
000139C8	00000000	00000000			18355+	DS	FD	gap			
000139D0	00000000	00000000			18356+V10381	DS	XL16	V1 output			
000139D8	00000000	00000000									
000139E0	00000000	00000000			18357+	DS	FD	gap			
					18358+*						
000139E8					18359+X381	DS	0F				
000139E8	B982	0011			18360+	XGR	R1,R1				
000139EC	4110	8E94		00001094	18361+	LA	R1,V1FUDGE	load v1 fudge			
000139F0	E711	0000	0006	00000000	18362+	VL	v1,0(R1)	use v21 to test decoder			
000139F6	E310	5010	0014	00000010	18363+	LGF	R1,V2ADDR	load v2 source			
000139FC	E721	0000	0006	00000000	18364+	VL	v2,0(R1)	use v22 to test decoder			
00013A02	E310	5014	0014	00000014	18365+	LGF	R1,V3ADDR	load v3 source			
00013A08	E731	0000	0006	00000000	18366+	VL	v3,0(R1)	use v23 to test decoder			
00013A0E	E310	5018	0014	00000018	18367+	LGF	R1,V4ADDR	load v4 source			
00013A14	E741	0000	0006	00000000	18368+	VL	v4,0(R1)	use v24 to test decoder			
00013A1A					18371+	DS	0H	E788 VEVAL			
00013A1A	E7				18372+	DC	X'E7'	- Vector Evaluate			
00013A1B	12				18373+	DC	X'12'	v1, v2			
00013A1C	30				18374+	DC	X'30'	v3, reserved			
00013A1D	B0				18375+	DC	HL1'176'	i5			
00013A1E	40				18376+	DC	x'40'	v4, RXB			
00013A1F	88				18377+	DC	X'88'				
00013A20	E710	5030	000E	000139D0	18379+	VST	V1,V10381	save v1 output			
00013A26	07FB				18380+	BR	R11	return			
00013A28					18381+RE381	DC	0F	xl16 expected result			
00013A28					18382+	DROP	R5				
00013A28	00000000	22222222			18383	DC	XL16'	00000000	22222222	66666666 44444444'	result

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00013A30	66666666 44444444								
00013A38	33333333 55555555			18384	DC	XL16 '33333333 55555555 99999999 AAAAAAAA'	v2		
00013A40	99999999 AAAAAAAA								
00013A48	11111111 22222222			18385	DC	XL16 '11111111 22222222 44444444 88888888'	v3		
00013A50	44444444 88888888								
00013A58	FFFFFFFF EEEEEEEE			18386	DC	XL16 'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00013A60	DDDDDDDD BBBBBBBB								
				18387					
				18388	VRI_K	VEVAL, 176			
00013A68				18389+	DS	0FD			
00013A68		00013A68		18390+	USING	*, R5	base for test data and test routine		
00013A68	00013AB0			18391+T382	DC	A(X382)	address of test routine		
00013A6C	017E			18392+	DC	H'382'	test number		
00013A6E	00			18393+	DC	X'00'			
00013A6F	B0			18394+	DC	HL1'176'	i5		
00013A70	E5C5E5C1 D3404040			18395+	DC	CL8'VEVAL'	instruction name		
00013A78	00013B00			18396+	DC	A(RE382+16)	address of v2 source		
00013A7C	00013B10			18397+	DC	A(RE382+32)	address of v3 source		
00013A80	00013B20			18398+	DC	A(RE382+48)	address of v4 source		
00013A84	00000010			18399+	DC	A(16)	result length		
00013A88	00013AF0			18400+REA382	DC	A(RE382)	result address		
00013A90	00000000 00000000			18401+	DS	FD	gap		
00013A98	00000000 00000000			18402+V10382	DS	XL16	V1 output		
00013AA0	00000000 00000000								
00013AA8	00000000 00000000			18403+	DS	FD	gap		
				18404+*					
00013AB0				18405+X382	DS	0F			
00013AB0	B982 0011			18406+	XGR	R1, R1			
00013AB4	4110 8E94		00001094	18407+	LA	R1, V1FUDGE	load v1 fudge		
00013AB8	E711 0000 0006		00000000	18408+	VL	v1, 0(R1)	use v21 to test decoder		
00013ABE	E310 5010 0014		00000010	18409+	LGF	R1, V2ADDR	load v2 source		
00013AC4	E721 0000 0006		00000000	18410+	VL	v2, 0(R1)	use v22 to test decoder		
00013ACA	E310 5014 0014		00000014	18411+	LGF	R1, V3ADDR	load v3 source		
00013AD0	E731 0000 0006		00000000	18412+	VL	v3, 0(R1)	use v23 to test decoder		
00013AD6	E310 5018 0014		00000018	18413+	LGF	R1, V4ADDR	load v4 source		
00013ADC	E741 0000 0006		00000000	18414+	VL	v4, 0(R1)	use v24 to test decoder		
00013AE2				18417+	DS	0H	E788 VEVAL		
00013AE2	E7			18418+	DC	X'E7'	- Vector Evaluate		
00013AE3	12			18419+	DC	X'12'	v1, v2		
00013AE4	30			18420+	DC	X'30'	v3, reserved		
00013AE5	B0			18421+	DC	HL1'176'	i5		
00013AE6	40			18422+	DC	x'40'	v4, RXB		
00013AE7	88			18423+	DC	X'88'			
00013AE8	E710 5030 000E		00013A98	18425+	VST	V1, V10382	save v1 output		
00013AEE	07FB			18426+	BR	R11	return		
00013AF0				18427+RE382	DC	0F	xl16 expected result		
00013AF0				18428+	DROP	R5			
00013AF0	44444444 AAAAAAAA			18429	DC	XL16 '44444444 AAAAAAAA 99999999 66666666'	result		
00013AF8	99999999 66666666								
00013B00	33333333 55555555			18430	DC	XL16 '33333333 55555555 66666666 99999999'	v2		
00013B08	66666666 99999999								
00013B10	77777777 BBBBBBBB			18431	DC	XL16 '77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
00013B18	DDDDDDDD EEEEEEEE								
00013B20	AAAAAAA CCCCCCCC			18432	DC	XL16 'AAAAAAA CCCCCCCC 33333333 55555555'	v4		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00013B28	33333333 55555555			18433					
				18434	* i5 = 177:	/* 10110 001 +++ */			
				18435	VRI_K	VEVAL, 177			
00013B30				18436+	DS	0FD			
00013B30		00013B30		18437+	USING	*, R5		base for test data and test routine	
00013B30	00013B78			18438+T383	DC	A(X383)		address of test routine	
00013B34	017F			18439+	DC	H'383'		test number	
00013B36	00			18440+	DC	X'00'			
00013B37	B1			18441+	DC	HL1'177'		i5	
00013B38	E5C5E5C1 D3404040			18442+	DC	CL8'VEVAL'		instruction name	
00013B40	00013BC8			18443+	DC	A(RE383+16)		address of v2 source	
00013B44	00013BD8			18444+	DC	A(RE383+32)		address of v3 source	
00013B48	00013BE8			18445+	DC	A(RE383+48)		address of v4 source	
00013B4C	00000010			18446+	DC	A(16)		result length	
00013B50	00013BB8			18447+REA383	DC	A(RE383)		result address	
00013B58	00000000 00000000			18448+	DS	FD		gap	
00013B60	00000000 00000000			18449+V10383	DS	XL16		V1 output	
00013B68	00000000 00000000								
00013B70	00000000 00000000			18450+	DS	FD		gap	
				18451+*					
00013B78				18452+X383	DS	0F			
00013B78	B982 0011			18453+	XGR	R1, R1			
00013B7C	4110 8E94		00001094	18454+	LA	R1, V1FUDGE		load v1 fudge	
00013B80	E711 0000 0006		00000000	18455+	VL	v1, 0(R1)		use v21 to test decoder	
00013B86	E310 5010 0014		00000010	18456+	LGF	R1, V2ADDR		load v2 source	
00013B8C	E721 0000 0006		00000000	18457+	VL	v2, 0(R1)		use v22 to test decoder	
00013B92	E310 5014 0014		00000014	18458+	LGF	R1, V3ADDR		load v3 source	
00013B98	E731 0000 0006		00000000	18459+	VL	v3, 0(R1)		use v23 to test decoder	
00013B9E	E310 5018 0014		00000018	18460+	LGF	R1, V4ADDR		load v4 source	
00013BA4	E741 0000 0006		00000000	18461+	VL	v4, 0(R1)		use v24 to test decoder	
00013BAA				18464+	DS	0H		E788 VEVAL	
00013BAA	E7			18465+	DC	X'E7'		- Vector Evaluate	
00013BAB	12			18466+	DC	X'12'		v1, v2	
00013BAC	30			18467+	DC	X'30'		v3, reserved	
00013BAD	B1			18468+	DC	HL1'177'		i5	
00013BAE	40			18469+	DC	x'40'		v4, RXB	
00013BAF	88			18470+	DC	X'88'			
00013BB0	E710 5030 000E		00013B60	18472+	VST	V1, V10383		save v1 output	
00013BB6	07FB			18473+	BR	R11		return	
00013BB8				18474+RE383	DC	0F		xl16 expected result	
00013BB8				18475+	DROP	R5			
00013BB8	11111111 22222222			18476	DC	XL16'11111111 22222222 66666666 CCCCCCCC'		result	
00013BC0	66666666 CCCCCCCC								
00013BC8	33333333 55555555			18477	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00013BD0	99999999 AAAAAAAA								
00013BD8	11111111 22222222			18478	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00013BE0	44444444 88888888								
00013BE8	FFFFFFFF EEEEEEEE			18479	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
00013BF0	DDDDDDDD BBBB BBBB								
				18480					
				18481	VRI_K	VEVAL, 177			
00013BF8				18482+	DS	0FD			
00013BF8		00013BF8		18483+	USING	*, R5		base for test data and test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00013BF8	00013C40			18484+T384	DC	A(X384)		address of test routine	
00013BFC	0180			18485+	DC	H'384'		test number	
00013BFE	00			18486+	DC	X'00'			
00013BFF	B1			18487+	DC	HL1'177'		i5	
00013C00	E5C5E5C1 D3404040			18488+	DC	CL8'VEVAL'		instruction name	
00013C08	00013C90			18489+	DC	A(RE384+16)		address of v2 source	
00013C0C	00013CA0			18490+	DC	A(RE384+32)		address of v3 source	
00013C10	00013CB0			18491+	DC	A(RE384+48)		address of v4 source	
00013C14	00000010			18492+	DC	A(16)		result length	
00013C18	00013C80			18493+REA384	DC	A(RE384)		result address	
00013C20	00000000 00000000			18494+	DS	FD		gap	
00013C28	00000000 00000000			18495+V10384	DS	XL16		V1 output	
00013C30	00000000 00000000								
00013C38	00000000 00000000			18496+	DS	FD		gap	
				18497+*					
00013C40				18498+X384	DS	0F			
00013C40	B982 0011			18499+	XGR	R1, R1			
00013C44	4110 8E94		00001094	18500+	LA	R1, V1FUDGE		load v1 fudge	
00013C48	E711 0000 0006		00000000	18501+	VL	v1, 0(R1)		use v21 to test decoder	
00013C4E	E310 5010 0014		00000010	18502+	LGF	R1, V2ADDR		load v2 source	
00013C54	E721 0000 0006		00000000	18503+	VL	v2, 0(R1)		use v22 to test decoder	
00013C5A	E310 5014 0014		00000014	18504+	LGF	R1, V3ADDR		load v3 source	
00013C60	E731 0000 0006		00000000	18505+	VL	v3, 0(R1)		use v23 to test decoder	
00013C66	E310 5018 0014		00000018	18506+	LGF	R1, V4ADDR		load v4 source	
00013C6C	E741 0000 0006		00000000	18507+	VL	v4, 0(R1)		use v24 to test decoder	
00013C72				18510+	DS	0H		E788 VEVAL	
00013C72	E7			18511+	DC	X'E7'		- Vector Evaluate	
00013C73	12			18512+	DC	X'12'		v1, v2	
00013C74	30			18513+	DC	X'30'		v3, reserved	
00013C75	B1			18514+	DC	HL1'177'		i5	
00013C76	40			18515+	DC	x'40'		v4, RXB	
00013C77	88			18516+	DC	X'88'			
00013C78	E710 5030 000E		00013C28	18518+	VST	V1, V10384		save v1 output	
00013C7E	07FB			18519+	BR	R11		return	
00013C80				18520+RE384	DC	0F		xl16 expected result	
00013C80				18521+	DROP	R5			
00013C80	66666666 AAAAAAAA			18522	DC	XL16'66666666 AAAAAAAA 99999999 66666666'		result	
00013C88	99999999 66666666								
00013C90	33333333 55555555			18523	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00013C98	66666666 99999999								
00013CA0	77777777 BBBB BBBB			18524	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00013CA8	DDDD DDDD EEEEEEEE								
00013CB0	AAAA AAAAA CCCCCCCC			18525	DC	XL16'AAAA AAAAA CCCCCCCC 33333333 55555555'		v4	
00013CB8	33333333 55555555								
				18526					
				18527 * i5 = 178:		/* 10110 010 +++ */			
				18528	VRI_K	VEVAL, 178			
00013CC0				18529+	DS	0FD			
00013CC0		00013CC0		18530+	USING	*, R5		base for test data and test routine	
00013CC0	00013D08			18531+T385	DC	A(X385)		address of test routine	
00013CC4	0181			18532+	DC	H'385'		test number	
00013CC6	00			18533+	DC	X'00'			
00013CC7	B2			18534+	DC	HL1'178'		i5	
00013CC8	E5C5E5C1 D3404040			18535+	DC	CL8'VEVAL'		instruction name	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00013CD0	00013D58			18536+	DC	A(RE385+16)	address of v2 source		
00013CD4	00013D68			18537+	DC	A(RE385+32)	address of v3 source		
00013CD8	00013D78			18538+	DC	A(RE385+48)	address of v4 source		
00013CDC	00000010			18539+	DC	A(16)	result length		
00013CE0	00013D48			18540+REA385	DC	A(RE385)	result address		
00013CE8	00000000 00000000			18541+	DS	FD	gap		
00013CF0	00000000 00000000			18542+V10385	DS	XL16	V1 output		
00013CF8	00000000 00000000								
00013D00	00000000 00000000			18543+	DS	FD	gap		
				18544+*					
00013D08				18545+X385	DS	0F			
00013D08	B982 0011			18546+	XGR	R1, R1			
00013D0C	4110 8E94		00001094	18547+	LA	R1, V1FUDGE	load v1 fudge		
00013D10	E711 0000 0006		00000000	18548+	VL	v1, 0(R1)	use v21 to test decoder		
00013D16	E310 5010 0014		00000010	18549+	LGF	R1, V2ADDR	load v2 source		
00013D1C	E721 0000 0006		00000000	18550+	VL	v2, 0(R1)	use v22 to test decoder		
00013D22	E310 5014 0014		00000014	18551+	LGF	R1, V3ADDR	load v3 source		
00013D28	E731 0000 0006		00000000	18552+	VL	v3, 0(R1)	use v23 to test decoder		
00013D2E	E310 5018 0014		00000018	18553+	LGF	R1, V4ADDR	load v4 source		
00013D34	E741 0000 0006		00000000	18554+	VL	v4, 0(R1)	use v24 to test decoder		
00013D3A				18557+	DS	0H	E788 VEVAL		
00013D3A	E7			18558+	DC	X'E7'	- Vector Evaluate		
00013D3B	12			18559+	DC	X'12'	v1, v2		
00013D3C	30			18560+	DC	X'30'	v3, reserved		
00013D3D	B2			18561+	DC	HL1'178'	i5		
00013D3E	40			18562+	DC	x'40'	v4, RXB		
00013D3F	88			18563+	DC	X'88'			
00013D40	E710 5030 000E		00013CF0	18565+	VST	V1, V10385	save v1 output		
00013D46	07FB			18566+	BR	R11	return		
00013D48				18567+RE385	DC	0F	xl16 expected result		
00013D48				18568+	DROP	R5			
00013D48	00000000 22222222			18569	DC	XL16'00000000 22222222 66666666 44444444'	result		
00013D50	66666666 44444444								
00013D58	33333333 55555555			18570	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00013D60	99999999 AAAAAAAA								
00013D68	11111111 22222222			18571	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00013D70	44444444 88888888								
00013D78	FFFFFFFF EEEEEEEE			18572	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00013D80	DDDDDDDD BBBBBBBB								
				18573					
				18574	VRI_K	VEVAL, 178			
00013D88				18575+	DS	0FD			
00013D88		00013D88		18576+	USING	*, R5	base for test data and test routine		
00013D88	00013DD0			18577+T386	DC	A(X386)	address of test routine		
00013D8C	0182			18578+	DC	H'386'	test number		
00013D8E	00			18579+	DC	X'00'			
00013D8F	B2			18580+	DC	HL1'178'	i5		
00013D90	E5C5E5C1 D3404040			18581+	DC	CL8'VEVAL'	instruction name		
00013D98	00013E20			18582+	DC	A(RE386+16)	address of v2 source		
00013D9C	00013E30			18583+	DC	A(RE386+32)	address of v3 source		
00013DA0	00013E40			18584+	DC	A(RE386+48)	address of v4 source		
00013DA4	00000010			18585+	DC	A(16)	result length		
00013DA8	00013E10			18586+REA386	DC	A(RE386)	result address		
00013DB0	00000000 00000000			18587+	DS	FD	gap		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00013DB8	00000000 00000000			18588+V10386	DS	XL16		V1 output	
00013DC0	00000000 00000000								
00013DC8	00000000 00000000			18589+ 18590+*	DS	FD		gap	
00013DD0				18591+X386	DS	0F			
00013DD0	B982 0011			18592+	XGR	R1,R1			
00013DD4	4110 8E94		00001094	18593+	LA	R1,V1FUDGE		load v1 fudge	
00013DD8	E711 0000 0006		00000000	18594+	VL	v1,0(R1)		use v21 to test decoder	
00013DDE	E310 5010 0014		00000010	18595+	LGF	R1,V2ADDR		load v2 source	
00013DE4	E721 0000 0006		00000000	18596+	VL	v2,0(R1)		use v22 to test decoder	
00013DEA	E310 5014 0014		00000014	18597+	LGF	R1,V3ADDR		load v3 source	
00013DF0	E731 0000 0006		00000000	18598+	VL	v3,0(R1)		use v23 to test decoder	
00013DF6	E310 5018 0014		00000018	18599+	LGF	R1,V4ADDR		load v4 source	
00013DFC	E741 0000 0006		00000000	18600+	VL	v4,0(R1)		use v24 to test decoder	
00013E02				18603+	DS	0H		E788 VEVAL	
00013E02	E7			18604+	DC	X'E7'		- Vector Evaluate	
00013E03	12			18605+	DC	X'12'		v1, v2	
00013E04	30			18606+	DC	X'30'		v3, reserved	
00013E05	B2			18607+	DC	HL1'178'		i5	
00013E06	40			18608+	DC	x'40'		v4, RXB	
00013E07	88			18609+	DC	X'88'			
00013E08	E710 5030 000E		00013DB8	18611+	VST	V1,V10386		save v1 output	
00013E0E	07FB			18612+	BR	R11		return	
00013E10				18613+RE386	DC	0F		xl16 expected result	
00013E10				18614+	DROP	R5			
00013E10	55555555 BBBB BBBB			18615	DC	XL16'55555555 BBBB BBBB DDDDDDDDD EEEEEEEEE'		result	
00013E18	DDDDDDDD EEEEEEEE								
00013E20	33333333 55555555			18616	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00013E28	66666666 99999999								
00013E30	77777777 BBBB BBBB			18617	DC	XL16'77777777 BBBB BBBB DDDDDDDDD EEEEEEEEE'		v3	
00013E38	DDDDDDDD EEEEEEEE								
00013E40	AAAAAAAA CCCCCCCC			18618	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00013E48	33333333 55555555								
00013E50				18619					
00013E50				18620 * i5 = 179:		/* 10110 011 +++ */			
00013E50				18621	VRI_K	VEVAL,179			
00013E50		00013E50		18622+	DS	0FD			
00013E50	00013E98			18623+	USING	*,R5		base for test data and test routine	
00013E54	0183			18624+T387	DC	A(X387)		address of test routine	
00013E56	00			18625+	DC	H'387'		test number	
00013E57	B3			18626+	DC	X'00'			
00013E58	E5C5E5C1 D3404040			18627+	DC	HL1'179'		i5	
00013E60	00013EE8			18628+	DC	CL8'VEVAL'		instruction name	
00013E64	00013EF8			18629+	DC	A(RE387+16)		address of v2 source	
00013E68	00013F08			18630+	DC	A(RE387+32)		address of v3 source	
00013E6C	00000010			18631+	DC	A(RE387+48)		address of v4 source	
00013E70	00013ED8			18632+	DC	A(16)		result length	
00013E78	00000000 00000000			18633+REA387	DC	A(RE387)		result address	
00013E80	00000000 00000000			18634+	DS	FD		gap	
00013E88	00000000 00000000			18635+V10387	DS	XL16		V1 output	
00013E90	00000000 00000000			18636+	DS	FD		gap	
00013E98				18637+*					
00013E98				18638+X387	DS	0F			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00013E98	B982 0011			18639+	XGR	R1,R1			
00013E9C	4110 8E94		00001094	18640+	LA	R1,V1FUDGE	load v1 fudge		
00013EA0	E711 0000 0006		00000000	18641+	VL	v1,0(R1)	use v21 to test decoder		
00013EA6	E310 5010 0014		00000010	18642+	LGF	R1,V2ADDR	load v2 source		
00013EAC	E721 0000 0006		00000000	18643+	VL	v2,0(R1)	use v22 to test decoder		
00013EB2	E310 5014 0014		00000014	18644+	LGF	R1,V3ADDR	load v3 source		
00013EB8	E731 0000 0006		00000000	18645+	VL	v3,0(R1)	use v23 to test decoder		
00013EBE	E310 5018 0014		00000018	18646+	LGF	R1,V4ADDR	load v4 source		
00013EC4	E741 0000 0006		00000000	18647+	VL	v4,0(R1)	use v24 to test decoder		
00013ECA				18650+	DS	0H	E788 VEVAL		
00013ECA	E7			18651+	DC	X'E7'	- Vector Evaluate		
00013ECB	12			18652+	DC	X'12'	v1, v2		
00013ECC	30			18653+	DC	X'30'	v3, reserved		
00013ECD	B3			18654+	DC	HL1'179'	i5		
00013ECE	40			18655+	DC	x'40'	v4, RXB		
00013ECF	88			18656+	DC	X'88'			
00013ED0	E710 5030 000E		00013E80	18658+	VST	V1,V10387	save v1 output		
00013ED6	07FB			18659+	BR	R11	return		
00013ED8				18660+RE387	DC	0F	xl16 expected result		
00013ED8				18661+	DROP	R5			
00013ED8	11111111 22222222			18662	DC	XL16'11111111 22222222 66666666 CCCCCCCC'	result		
00013EE0	66666666 CCCCCCCC								
00013EE8	33333333 55555555			18663	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00013EF0	99999999 AAAAAAAA								
00013EF8	11111111 22222222			18664	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00013F00	44444444 88888888								
00013F08	FFFFFFFF EEEEEEEE			18665	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00013F10	DDDDDDDD BBBB BBBB								
00013F18				18666					
00013F18				18667	VRI_K	VEVAL,179			
00013F18		00013F18		18668+	DS	0FD			
00013F18	00013F60			18669+	USING	*,R5	base for test data and test routine		
00013F1C	0184			18670+T388	DC	A(X388)	address of test routine		
00013F1E	00			18671+	DC	H'388'	test number		
00013F1F	B3			18672+	DC	X'00'			
00013F20	E5C5E5C1 D3404040			18673+	DC	HL1'179'	i5		
00013F28	00013FB0			18674+	DC	CL8'VEVAL'	instruction name		
00013F2C	00013FC0			18675+	DC	A(RE388+16)	address of v2 source		
00013F30	00013FD0			18676+	DC	A(RE388+32)	address of v3 source		
00013F34	00000010			18677+	DC	A(RE388+48)	address of v4 source		
00013F38	00013FA0			18678+	DC	A(16)	result length		
00013F40	00000000 00000000			18679+REA388	DC	A(RE388)	result address		
00013F48	00000000 00000000			18680+	DS	FD	gap		
00013F50	00000000 00000000			18681+V10388	DS	XL16	V1 output		
00013F58	00000000 00000000								
00013F60				18682+	DS	FD	gap		
00013F60				18683+*					
00013F60	B982 0011			18684+X388	DS	0F			
00013F64	4110 8E94		00001094	18685+	XGR	R1,R1			
00013F68	E711 0000 0006		00000000	18686+	LA	R1,V1FUDGE	load v1 fudge		
00013F6E	E310 5010 0014		00000010	18687+	VL	v1,0(R1)	use v21 to test decoder		
00013F74	E721 0000 0006		00000000	18688+	LGF	R1,V2ADDR	load v2 source		
00013F7A	E310 5014 0014		00000014	18689+	VL	v2,0(R1)	use v22 to test decoder		
00013F7A				18690+	LGF	R1,V3ADDR	load v3 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00013F80	E731 0000 0006		00000000	18691+	VL	v3,0(R1)	use v23 to test decoder	
00013F86	E310 5018 0014		00000018	18692+	LGF	R1,V4ADDR	load v4 source	
00013F8C	E741 0000 0006		00000000	18693+	VL	v4,0(R1)	use v24 to test decoder	
00013F92				18696+	DS	0H	E788 VEVAL	
00013F92	E7			18697+	DC	X'E7'	- Vector Evaluate	
00013F93	12			18698+	DC	X'12'	v1, v2	
00013F94	30			18699+	DC	X'30'	v3, reserved	
00013F95	B3			18700+	DC	HL1'179'	i5	
00013F96	40			18701+	DC	x'40'	v4, RXB	
00013F97	88			18702+	DC	X'88'		
00013F98	E710 5030 000E		00013F48	18704+	VST	V1,V10388	save v1 output	
00013F9E	07FB			18705+	BR	R11	return	
00013FA0				18706+RE388	DC	0F	xl16 expected result	
00013FA0				18707+	DROP	R5		
00013FA0	77777777 BBBB BBBB			18708	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	result	
00013FA8	DDDDDDDD EEEEEEEE							
00013FB0	33333333 55555555			18709	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00013FB8	66666666 99999999							
00013FC0	77777777 BBBB BBBB			18710	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00013FC8	DDDDDDDD EEEEEEEE							
00013FD0	AAAAAAAA CCCCCCCC			18711	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00013FD8	33333333 55555555							
				18712				
				18713 * i5 = 180:		/* 10110 100 +++ */		
				18714	VRI_K	VEVAL,180		
00013FE0				18715+	DS	0FD		
00013FE0		00013FE0		18716+	USING	*,R5	base for test data and test routine	
00013FE0	00014028			18717+T389	DC	A(X389)	address of test routine	
00013FE4	0185			18718+	DC	H'389'	test number	
00013FE6	00			18719+	DC	X'00'		
00013FE7	B4			18720+	DC	HL1'180'	i5	
00013FE8	E5C5E5C1 D3404040			18721+	DC	CL8'VEVAL'	instruction name	
00013FF0	00014078			18722+	DC	A(RE389+16)	address of v2 source	
00013FF4	00014088			18723+	DC	A(RE389+32)	address of v3 source	
00013FF8	00014098			18724+	DC	A(RE389+48)	address of v4 source	
00013FFC	00000010			18725+	DC	A(16)	result length	
00014000	00014068			18726+REA389	DC	A(RE389)	result address	
00014008	00000000 00000000			18727+	DS	FD	gap	
00014010	00000000 00000000			18728+V10389	DS	XL16	V1 output	
00014018	00000000 00000000							
00014020	00000000 00000000			18729+	DS	FD	gap	
				18730+*				
00014028				18731+X389	DS	0F		
00014028	B982 0011			18732+	XGR	R1,R1		
0001402C	4110 8E94		00001094	18733+	LA	R1,V1FUDGE	load v1 fudge	
00014030	E711 0000 0006		00000000	18734+	VL	v1,0(R1)	use v21 to test decoder	
00014036	E310 5010 0014		00000010	18735+	LGF	R1,V2ADDR	load v2 source	
0001403C	E721 0000 0006		00000000	18736+	VL	v2,0(R1)	use v22 to test decoder	
00014042	E310 5014 0014		00000014	18737+	LGF	R1,V3ADDR	load v3 source	
00014048	E731 0000 0006		00000000	18738+	VL	v3,0(R1)	use v23 to test decoder	
0001404E	E310 5018 0014		00000018	18739+	LGF	R1,V4ADDR	load v4 source	
00014054	E741 0000 0006		00000000	18740+	VL	v4,0(R1)	use v24 to test decoder	
0001405A				18743+	DS	0H	E788 VEVAL	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0001405A	E7			18744+	DC	X'E7'	- Vector Evaluate		
0001405B	12			18745+	DC	X'12'	v1, v2		
0001405C	30			18746+	DC	X'30'	v3, reserved		
0001405D	B4			18747+	DC	HL1'180'	i5		
0001405E	40			18748+	DC	x'40'	v4, RXB		
0001405F	88			18749+	DC	X'88'			
00014060	E710 5030 000E		00014010	18751+	VST	V1,V10389	save v1 output		
00014066	07FB			18752+	BR	R11	return		
00014068				18753+RE389	DC	0F	xl16 expected result		
00014068				18754+	DR0P	R5			
00014068	22222222 66666666			18755	DC	XL16'22222222 66666666 FFFFFFFF 66666666'	result		
00014070	FFFFFFFF 66666666								
00014078	33333333 55555555			18756	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00014080	99999999 AAAAAAAA								
00014088	11111111 22222222			18757	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00014090	44444444 88888888								
00014098	FFFFFFFF EEEEEEEE			18758	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
000140A0	DDDDDDDD BBBB BBBB								
				18759					
000140A8				18760	VRI_K	VEVAL,180			
000140A8		000140A8		18761+	DS	0FD			
000140A8	000140F0			18762+	USING	*,R5	base for test data and test routine		
000140AC	0186			18763+T390	DC	A(X390)	address of test routine		
000140AE	00			18764+	DC	H'390'	test number		
000140AF	B4			18765+	DC	X'00'			
000140B0	E5C5E5C1 D3404040			18766+	DC	HL1'180'	i5		
000140B8	00014140			18767+	DC	CL8'VEVAL'	instruction name		
000140BC	00014150			18768+	DC	A(RE390+16)	address of v2 source		
000140C0	00014160			18769+	DC	A(RE390+32)	address of v3 source		
000140C4	00000010			18770+	DC	A(RE390+48)	address of v4 source		
000140C8	00014130			18771+	DC	A(16)	result length		
000140D0	00000000 00000000			18772+REA390	DC	A(RE390)	result address		
000140D8	00000000 00000000			18773+	DS	FD	gap		
000140E0	00000000 00000000			18774+V10390	DS	XL16	V1 output		
000140E8	00000000 00000000								
				18775+	DS	FD	gap		
				18776+*					
000140F0				18777+X390	DS	0F			
000140F0	B982 0011			18778+	XGR	R1,R1			
000140F4	4110 8E94		00001094	18779+	LA	R1,V1FUDGE	load v1 fudge		
000140F8	E711 0000 0006		00000000	18780+	VL	v1,0(R1)	use v21 to test decoder		
000140FE	E310 5010 0014		00000010	18781+	LGF	R1,V2ADDR	load v2 source		
00014104	E721 0000 0006		00000000	18782+	VL	v2,0(R1)	use v22 to test decoder		
0001410A	E310 5014 0014		00000014	18783+	LGF	R1,V3ADDR	load v3 source		
00014110	E731 0000 0006		00000000	18784+	VL	v3,0(R1)	use v23 to test decoder		
00014116	E310 5018 0014		00000018	18785+	LGF	R1,V4ADDR	load v4 source		
0001411C	E741 0000 0006		00000000	18786+	VL	v4,0(R1)	use v24 to test decoder		
00014122				18789+	DS	0H	E788 VEVAL		
00014122	E7			18790+	DC	X'E7'	- Vector Evaluate		
00014123	12			18791+	DC	X'12'	v1, v2		
00014124	30			18792+	DC	X'30'	v3, reserved		
00014125	B4			18793+	DC	HL1'180'	i5		
00014126	40			18794+	DC	x'40'	v4, RXB		
00014127	88			18795+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00014128	E710 5030 000E		000140D8	18797+	VST	V1,V10390	save v1 output	
0001412E	07FB			18798+	BR	R11	return	
00014130				18799+RE390	DC	0F	xl16 expected result	
00014130				18800+	DROP	R5		
00014130	44444444 EEEEEEEE			18801	DC	XL16'44444444 EEEEEEEE BBBBBBBB 77777777'	result	
00014138	BBBBBBBB 77777777							
00014140	33333333 55555555			18802	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00014148	66666666 99999999							
00014150	77777777 BBBBBBBB			18803	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00014158	DDDDDDDD EEEEEEEE							
00014160	AAAAAAAA CCCCCCCC			18804	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00014168	33333333 55555555							
				18805				
				18806 * i5 = 181:	/*	10110 101 +++ */		
				18807	VRI_K	VEVAL,181		
00014170				18808+	DS	0FD		
00014170		00014170		18809+	USING	*,R5	base for test data and test routine	
00014170	000141B8			18810+T391	DC	A(X391)	address of test routine	
00014174	0187			18811+	DC	H'391'	test number	
00014176	00			18812+	DC	X'00'		
00014177	B5			18813+	DC	HL1'181'	i5	
00014178	E5C5E5C1 D3404040			18814+	DC	CL8'VEVAL'	instruction name	
00014180	00014208			18815+	DC	A(RE391+16)	address of v2 source	
00014184	00014218			18816+	DC	A(RE391+32)	address of v3 source	
00014188	00014228			18817+	DC	A(RE391+48)	address of v4 source	
0001418C	00000010			18818+	DC	A(16)	result length	
00014190	000141F8			18819+REA391	DC	A(RE391)	result address	
00014198	00000000 00000000			18820+	DS	FD	gap	
000141A0	00000000 00000000			18821+V10391	DS	XL16	V1 output	
000141A8	00000000 00000000							
000141B0	00000000 00000000			18822+	DS	FD	gap	
				18823+*				
000141B8				18824+X391	DS	0F		
000141B8	B982 0011			18825+	XGR	R1,R1		
000141BC	4110 8E94		00001094	18826+	LA	R1,V1FUDGE	load v1 fudge	
000141C0	E711 0000 0006		00000000	18827+	VL	v1,0(R1)	use v21 to test decoder	
000141C6	E310 5010 0014		00000010	18828+	LGF	R1,V2ADDR	load v2 source	
000141CC	E721 0000 0006		00000000	18829+	VL	v2,0(R1)	use v22 to test decoder	
000141D2	E310 5014 0014		00000014	18830+	LGF	R1,V3ADDR	load v3 source	
000141D8	E731 0000 0006		00000000	18831+	VL	v3,0(R1)	use v23 to test decoder	
000141DE	E310 5018 0014		00000018	18832+	LGF	R1,V4ADDR	load v4 source	
000141E4	E741 0000 0006		00000000	18833+	VL	v4,0(R1)	use v24 to test decoder	
000141EA				18836+	DS	0H	E788 VEVAL	
000141EA	E7			18837+	DC	X'E7'	- Vector Evaluate	
000141EB	12			18838+	DC	X'12'	v1, v2	
000141EC	30			18839+	DC	X'30'	v3, reserved	
000141ED	B5			18840+	DC	HL1'181'	i5	
000141EE	40			18841+	DC	x'40'	v4, RXB	
000141EF	88			18842+	DC	X'88'		
000141F0	E710 5030 000E		000141A0	18844+	VST	V1,V10391	save v1 output	
000141F6	07FB			18845+	BR	R11	return	
000141F8				18846+RE391	DC	0F	xl16 expected result	
000141F8				18847+	DROP	R5		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000141F8	33333333	66666666		18848	DC	XL16'	33333333 66666666 FFFFFFFF EEEEEEEE'	result	
00014200	FFFFFFFF	EEEEEEEE							
00014208	33333333	55555555		18849	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00014210	99999999	AAAAAAA							
00014218	11111111	22222222		18850	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00014220	44444444	88888888							
00014228	FFFFFFFF	EEEEEEEE		18851	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00014230	DDDDDDDD	BBBBBBBB							
				18852					
				18853	VRI_K	VEVAL, 181			
00014238				18854+	DS	0FD			
00014238			00014238	18855+	USING	*, R5	base for test data and test routine		
00014238	00014280			18856+T392	DC	A(X392)	address of test routine		
0001423C	0188			18857+	DC	H'392'	test number		
0001423E	00			18858+	DC	X'00'			
0001423F	B5			18859+	DC	HL1'181'	i5		
00014240	E5C5E5C1	D3404040		18860+	DC	CL8'VEVAL'	instruction name		
00014248	000142D0			18861+	DC	A(RE392+16)	address of v2 source		
0001424C	000142E0			18862+	DC	A(RE392+32)	address of v3 source		
00014250	000142F0			18863+	DC	A(RE392+48)	address of v4 source		
00014254	00000010			18864+	DC	A(16)	result length		
00014258	000142C0			18865+REA392	DC	A(RE392)	result address		
00014260	00000000	00000000		18866+	DS	FD	gap		
00014268	00000000	00000000		18867+V10392	DS	XL16	V1 output		
00014270	00000000	00000000							
00014278	00000000	00000000		18868+	DS	FD	gap		
				18869+*					
00014280				18870+X392	DS	0F			
00014280	B982 0011			18871+	XGR	R1, R1			
00014284	4110 8E94		00001094	18872+	LA	R1, V1FUDGE	load v1 fudge		
00014288	E711 0000 0006		00000000	18873+	VL	v1, 0(R1)	use v21 to test decoder		
0001428E	E310 5010 0014		00000010	18874+	LGF	R1, V2ADDR	load v2 source		
00014294	E721 0000 0006		00000000	18875+	VL	v2, 0(R1)	use v22 to test decoder		
0001429A	E310 5014 0014		00000014	18876+	LGF	R1, V3ADDR	load v3 source		
000142A0	E731 0000 0006		00000000	18877+	VL	v3, 0(R1)	use v23 to test decoder		
000142A6	E310 5018 0014		00000018	18878+	LGF	R1, V4ADDR	load v4 source		
000142AC	E741 0000 0006		00000000	18879+	VL	v4, 0(R1)	use v24 to test decoder		
000142B2				18882+	DS	0H	E788 VEVAL		
000142B2	E7			18883+	DC	X'E7'	- Vector Evaluate		
000142B3	12			18884+	DC	X'12'	v1, v2		
000142B4	30			18885+	DC	X'30'	v3, reserved		
000142B5	B5			18886+	DC	HL1'181'	i5		
000142B6	40			18887+	DC	x'40'	v4, RXB		
000142B7	88			18888+	DC	X'88'			
000142B8	E710 5030 000E		00014268	18890+	VST	V1, V10392	save v1 output		
000142BE	07FB			18891+	BR	R11	return		
000142C0				18892+RE392	DC	0F	xl16 expected result		
000142C0				18893+	DROP	R5			
000142C0	66666666	EEEEEEEE		18894	DC	XL16'	66666666 EEEEEEEE BBBBBBBB 77777777'	result	
000142C8	BBBBBBBB	77777777							
000142D0	33333333	55555555		18895	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
000142D8	66666666	99999999							
000142E0	77777777	BBBBBBBB		18896	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
000142E8	DDDDDDDD	EEEEEEEE							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000142F0	AAAAAAAA	CCCCCCCC		18897	DC	XL16	'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
000142F8	33333333	55555555							
				18898					
				18899	* i5 = 182:	/* 10110 110	+++ */		
				18900	VRI_K	VEVAL, 182			
00014300				18901+	DS	0FD			
00014300			00014300	18902+	USING	*, R5		base for test data and test routine	
00014300	00014348			18903+T393	DC	A(X393)		address of test routine	
00014304	0189			18904+	DC	H'393'		test number	
00014306	00			18905+	DC	X'00'			
00014307	B6			18906+	DC	HL1'182'		i5	
00014308	E5C5E5C1	D3404040		18907+	DC	CL8'VEVAL'		instruction name	
00014310	00014398			18908+	DC	A(RE393+16)		address of v2 source	
00014314	000143A8			18909+	DC	A(RE393+32)		address of v3 source	
00014318	000143B8			18910+	DC	A(RE393+48)		address of v4 source	
0001431C	00000010			18911+	DC	A(16)		result length	
00014320	00014388			18912+REA393	DC	A(RE393)		result address	
00014328	00000000	00000000		18913+	DS	FD		gap	
00014330	00000000	00000000		18914+V10393	DS	XL16		V1 output	
00014338	00000000	00000000							
00014340	00000000	00000000		18915+	DS	FD		gap	
				18916+*					
00014348				18917+X393	DS	0F			
00014348	B982	0011		18918+	XGR	R1, R1			
0001434C	4110	8E94		18919+	LA	R1, V1FUDGE		load v1 fudge	
00014350	E711	0000	0006	18920+	VL	v1, 0(R1)		use v21 to test decoder	
00014356	E310	5010	0014	18921+	LGF	R1, V2ADDR		load v2 source	
0001435C	E721	0000	0006	18922+	VL	v2, 0(R1)		use v22 to test decoder	
00014362	E310	5014	0014	18923+	LGF	R1, V3ADDR		load v3 source	
00014368	E731	0000	0006	18924+	VL	v3, 0(R1)		use v23 to test decoder	
0001436E	E310	5018	0014	18925+	LGF	R1, V4ADDR		load v4 source	
00014374	E741	0000	0006	18926+	VL	v4, 0(R1)		use v24 to test decoder	
0001437A				18929+	DS	0H		E788 VEVAL	
0001437A	E7			18930+	DC	X'E7'		- Vector Evaluate	
0001437B	12			18931+	DC	X'12'		v1, v2	
0001437C	30			18932+	DC	X'30'		v3, reserved	
0001437D	B6			18933+	DC	HL1'182'		i5	
0001437E	40			18934+	DC	x'40'		v4, RXB	
0001437F	88			18935+	DC	X'88'			
00014380	E710	5030	000E	18937+	VST	V1, V10393		save v1 output	
00014386	07FB			18938+	BR	R11		return	
00014388				18939+RE393	DC	0F		xl16 expected result	
00014388				18940+	DROP	R5			
00014388	22222222	66666666		18941	DC	XL16	'22222222 66666666 FFFFFFFF 66666666'	result	
00014390	FFFFFFFF	66666666							
00014398	33333333	55555555		18942	DC	XL16	'33333333 55555555 99999999 AAAAAAAA'	v2	
000143A0	99999999	AAAAAAAA							
000143A8	11111111	22222222		18943	DC	XL16	'11111111 22222222 44444444 88888888'	v3	
000143B0	44444444	88888888							
000143B8	FFFFFFFF	EEEEEEEE		18944	DC	XL16	'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
000143C0	DDDDDDDD	BBBBBBBB							
				18945					
				18946	VRI_K	VEVAL, 182			
000143C8				18947+	DS	0FD			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000143C8		000143C8		18948+	USING	*,R5		base for test data and test routine	
000143C8	00014410			18949+T394	DC	A(X394)		address of test routine	
000143CC	018A			18950+	DC	H'394'		test number	
000143CE	00			18951+	DC	X'00'			
000143CF	B6			18952+	DC	HL1'182'		i5	
000143D0	E5C5E5C1 D3404040			18953+	DC	CL8'VEVAL'		instruction name	
000143D8	00014460			18954+	DC	A(RE394+16)		address of v2 source	
000143DC	00014470			18955+	DC	A(RE394+32)		address of v3 source	
000143E0	00014480			18956+	DC	A(RE394+48)		address of v4 source	
000143E4	00000010			18957+	DC	A(16)		result length	
000143E8	00014450			18958+REA394	DC	A(RE394)		result address	
000143F0	00000000 00000000			18959+	DS	FD		gap	
000143F8	00000000 00000000			18960+V10394	DS	XL16		V1 output	
00014400	00000000 00000000								
00014408	00000000 00000000			18961+	DS	FD		gap	
				18962+*					
00014410				18963+X394	DS	0F			
00014410	B982 0011			18964+	XGR	R1,R1			
00014414	4110 8E94		00001094	18965+	LA	R1,V1FUDGE		load v1 fudge	
00014418	E711 0000 0006		00000000	18966+	VL	v1,0(R1)		use v21 to test decoder	
0001441E	E310 5010 0014		00000010	18967+	LGF	R1,V2ADDR		load v2 source	
00014424	E721 0000 0006		00000000	18968+	VL	v2,0(R1)		use v22 to test decoder	
0001442A	E310 5014 0014		00000014	18969+	LGF	R1,V3ADDR		load v3 source	
00014430	E731 0000 0006		00000000	18970+	VL	v3,0(R1)		use v23 to test decoder	
00014436	E310 5018 0014		00000018	18971+	LGF	R1,V4ADDR		load v4 source	
0001443C	E741 0000 0006		00000000	18972+	VL	v4,0(R1)		use v24 to test decoder	
00014442				18975+	DS	0H		E788 VEVAL	
00014442	E7			18976+	DC	X'E7'		- Vector Evaluate	
00014443	12			18977+	DC	X'12'		v1, v2	
00014444	30			18978+	DC	X'30'		v3, reserved	
00014445	B6			18979+	DC	HL1'182'		i5	
00014446	40			18980+	DC	x'40'		v4, RXB	
00014447	88			18981+	DC	X'88'			
00014448	E710 5030 000E		000143F8	18983+	VST	V1,V10394		save v1 output	
0001444E	07FB			18984+	BR	R11		return	
00014450				18985+RE394	DC	0F		xl16 expected result	
00014450				18986+	DROP	R5			
00014450	55555555 FFFFFFFF			18987	DC	XL16'55555555 FFFFFFFF FFFFFFFF FFFFFFFF'		result	
00014458	FFFFFFFF FFFFFFFF								
00014460	33333333 55555555			18988	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00014468	66666666 99999999								
00014470	77777777 BBBB BBBB			18989	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00014478	DDDDDDDD EEEEEEEE								
00014480	AAAAAAAA CCCCCCCC			18990	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00014488	33333333 55555555								
				18991					
				18992 * i5 = 183:	/*	10110 111 +++ */			
				18993	VRI_K	VEVAL,183			
00014490				18994+	DS	0FD			
00014490		00014490		18995+	USING	*,R5		base for test data and test routine	
00014490	000144D8			18996+T395	DC	A(X395)		address of test routine	
00014494	018B			18997+	DC	H'395'		test number	
00014496	00			18998+	DC	X'00'			
00014497	B7			18999+	DC	HL1'183'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00014498	E5C5E5C1 D3404040			19000+	DC	CL8'VEVAL'	instruction name		
000144A0	00014528			19001+	DC	A(RE395+16)	address of v2 source		
000144A4	00014538			19002+	DC	A(RE395+32)	address of v3 source		
000144A8	00014548			19003+	DC	A(RE395+48)	address of v4 source		
000144AC	00000010			19004+	DC	A(16)	result length		
000144B0	00014518			19005+REA395	DC	A(RE395)	result address		
000144B8	00000000 00000000			19006+	DS	FD	gap		
000144C0	00000000 00000000			19007+V10395	DS	XL16	V1 output		
000144C8	00000000 00000000								
000144D0	00000000 00000000			19008+	DS	FD	gap		
				19009+*					
000144D8				19010+X395	DS	0F			
000144D8	B982 0011			19011+	XGR	R1, R1			
000144DC	4110 8E94		00001094	19012+	LA	R1, V1FUDGE	load v1 fudge		
000144E0	E711 0000 0006		00000000	19013+	VL	v1, 0(R1)	use v21 to test decoder		
000144E6	E310 5010 0014		00000010	19014+	LGF	R1, V2ADDR	load v2 source		
000144EC	E721 0000 0006		00000000	19015+	VL	v2, 0(R1)	use v22 to test decoder		
000144F2	E310 5014 0014		00000014	19016+	LGF	R1, V3ADDR	load v3 source		
000144F8	E731 0000 0006		00000000	19017+	VL	v3, 0(R1)	use v23 to test decoder		
000144FE	E310 5018 0014		00000018	19018+	LGF	R1, V4ADDR	load v4 source		
00014504	E741 0000 0006		00000000	19019+	VL	v4, 0(R1)	use v24 to test decoder		
0001450A				19022+	DS	0H	E788 VEVAL		
0001450A	E7			19023+	DC	X'E7'	- Vector Evaluate		
0001450B	12			19024+	DC	X'12'	v1, v2		
0001450C	30			19025+	DC	X'30'	v3, reserved		
0001450D	B7			19026+	DC	HL1'183'	i5		
0001450E	40			19027+	DC	x'40'	v4, RXB		
0001450F	88			19028+	DC	X'88'			
00014510	E710 5030 000E		000144C0	19030+	VST	V1, V10395	save v1 output		
00014516	07FB			19031+	BR	R11	return		
00014518				19032+RE395	DC	0F	xl16 expected result		
00014518				19033+	DR0P	R5			
00014518	33333333 66666666			19034	DC	XL16'33333333 66666666 FFFFFFFF EEEEEEEE'	result		
00014520	FFFFFFFF EEEEEEEE								
00014528	33333333 55555555			19035	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00014530	99999999 AAAAAAAA								
00014538	11111111 22222222			19036	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00014540	44444444 88888888								
00014548	FFFFFFFF EEEEEEEE			19037	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00014550	DDDDDDDD BBBB BBBB								
				19038					
				19039	VRI_K	VEVAL, 183			
00014558				19040+	DS	0FD			
00014558		00014558		19041+	USING	*, R5	base for test data and test routine		
00014558	000145A0			19042+T396	DC	A(X396)	address of test routine		
0001455C	018C			19043+	DC	H'396'	test number		
0001455E	00			19044+	DC	X'00'			
0001455F	B7			19045+	DC	HL1'183'	i5		
00014560	E5C5E5C1 D3404040			19046+	DC	CL8'VEVAL'	instruction name		
00014568	000145F0			19047+	DC	A(RE396+16)	address of v2 source		
0001456C	00014600			19048+	DC	A(RE396+32)	address of v3 source		
00014570	00014610			19049+	DC	A(RE396+48)	address of v4 source		
00014574	00000010			19050+	DC	A(16)	result length		
00014578	000145E0			19051+REA396	DC	A(RE396)	result address		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00014580	00000000 00000000			19052+	DS	FD	gap		
00014588	00000000 00000000			19053+V10396	DS	XL16	V1 output		
00014590	00000000 00000000								
00014598	00000000 00000000			19054+	DS	FD	gap		
				19055+*					
000145A0				19056+X396	DS	0F			
000145A0	B982 0011			19057+	XGR	R1,R1			
000145A4	4110 8E94		00001094	19058+	LA	R1,V1FUDGE	load v1 fudge		
000145A8	E711 0000 0006		00000000	19059+	VL	v1,0(R1)	use v21 to test decoder		
000145AE	E310 5010 0014		00000010	19060+	LGF	R1,V2ADDR	load v2 source		
000145B4	E721 0000 0006		00000000	19061+	VL	v2,0(R1)	use v22 to test decoder		
000145BA	E310 5014 0014		00000014	19062+	LGF	R1,V3ADDR	load v3 source		
000145C0	E731 0000 0006		00000000	19063+	VL	v3,0(R1)	use v23 to test decoder		
000145C6	E310 5018 0014		00000018	19064+	LGF	R1,V4ADDR	load v4 source		
000145CC	E741 0000 0006		00000000	19065+	VL	v4,0(R1)	use v24 to test decoder		
000145D2				19068+	DS	0H	E788 VEVAL		
000145D2	E7			19069+	DC	X'E7'	- Vector Evaluate		
000145D3	12			19070+	DC	X'12'	v1, v2		
000145D4	30			19071+	DC	X'30'	v3, reserved		
000145D5	B7			19072+	DC	HL1'183'	i5		
000145D6	40			19073+	DC	x'40'	v4, RXB		
000145D7	88			19074+	DC	X'88'			
000145D8	E710 5030 000E		00014588	19076+	VST	V1,V10396	save v1 output		
000145DE	07FB			19077+	BR	R11	return		
000145E0				19078+RE396	DC	0F	xl16 expected result		
000145E0				19079+	DROP	R5			
000145E0	77777777 FFFFFFFF			19080	DC	XL16'77777777 FFFFFFFF FFFFFFFF FFFFFFFF'	result		
000145E8	FFFFFFFF FFFFFFFF								
000145F0	33333333 55555555			19081	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000145F8	66666666 99999999								
00014600	77777777 BBBB BBBB			19082	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00014608	DDDDDDDD EEEEEEEE								
00014610	AAAAAAAA CCCCCCCC			19083	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00014618	33333333 55555555								
				19084					
				19085					
				19086 * Row 23					
				19087 * i5 = 184:		/* 10111 000 +++ */			
				19088	VRI_K	VEVAL,184			
00014620				19089+	DS	0FD			
00014620		00014620		19090+	USING	*,R5	base for test data and test routine		
00014620	00014668			19091+T397	DC	A(X397)	address of test routine		
00014624	018D			19092+	DC	H'397'	test number		
00014626	00			19093+	DC	X'00'			
00014627	B8			19094+	DC	HL1'184'	i5		
00014628	E5C5E5C1 D3404040			19095+	DC	CL8'VEVAL'	instruction name		
00014630	000146B8			19096+	DC	A(RE397+16)	address of v2 source		
00014634	000146C8			19097+	DC	A(RE397+32)	address of v3 source		
00014638	000146D8			19098+	DC	A(RE397+48)	address of v4 source		
0001463C	00000010			19099+	DC	A(16)	result length		
00014640	000146A8			19100+REA397	DC	A(RE397)	result address		
00014648	00000000 00000000			19101+	DS	FD	gap		
00014650	00000000 00000000			19102+V10397	DS	XL16	V1 output		
00014658	00000000 00000000								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00014660	00000000 00000000			19103+ 19104+*	DS	FD	gap		
00014668				19105+X397	DS	0F			
00014668	B982 0011			19106+	XGR	R1,R1			
0001466C	4110 8E94		00001094	19107+	LA	R1,V1FUDGE	load v1 fudge		
00014670	E711 0000 0006		00000000	19108+	VL	v1,0(R1)	use v21 to test decoder		
00014676	E310 5010 0014		00000010	19109+	LGF	R1,V2ADDR	load v2 source		
0001467C	E721 0000 0006		00000000	19110+	VL	v2,0(R1)	use v22 to test decoder		
00014682	E310 5014 0014		00000014	19111+	LGF	R1,V3ADDR	load v3 source		
00014688	E731 0000 0006		00000000	19112+	VL	v3,0(R1)	use v23 to test decoder		
0001468E	E310 5018 0014		00000018	19113+	LGF	R1,V4ADDR	load v4 source		
00014694	E741 0000 0006		00000000	19114+	VL	v4,0(R1)	use v24 to test decoder		
0001469A				19117+	DS	0H	E788 VEVAL		
0001469A	E7			19118+	DC	X'E7'	- Vector Evaluate		
0001469B	12			19119+	DC	X'12'	v1, v2		
0001469C	30			19120+	DC	X'30'	v3, reserved		
0001469D	B8			19121+	DC	HL1'184'	i5		
0001469E	40			19122+	DC	x'40'	v4, RXB		
0001469F	88			19123+	DC	X'88'			
000146A0	E710 5030 000E		00014650	19125+	VST	V1,V10397	save v1 output		
000146A6	07FB			19126+	BR	R11	return		
000146A8				19127+RE397	DC	0F	xl16 expected result		
000146A8				19128+	DROP	R5			
000146A8	00000000 33333333			19129	DC	XL16'00000000 33333333 66666666 44444444'	result		
000146B0	66666666 44444444								
000146B8	33333333 55555555			19130	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
000146C0	99999999 AAAAAAAA								
000146C8	11111111 22222222			19131	DC	XL16'11111111 22222222 44444444 88888888'	v3		
000146D0	44444444 88888888								
000146D8	FFFFFFFF EEEEEEEE			19132	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
000146E0	DDDDDDDD BBBB BBBB								
				19133					
				19134	VRI_K	VEVAL, 184			
000146E8				19135+	DS	0FD			
000146E8		000146E8		19136+	USING	*,R5	base for test data and test routine		
000146E8	00014730			19137+T398	DC	A(X398)	address of test routine		
000146EC	018E			19138+	DC	H'398'	test number		
000146EE	00			19139+	DC	X'00'			
000146EF	B8			19140+	DC	HL1'184'	i5		
000146F0	E5C5E5C1 D3404040			19141+	DC	CL8'VEVAL'	instruction name		
000146F8	00014780			19142+	DC	A(RE398+16)	address of v2 source		
000146FC	00014790			19143+	DC	A(RE398+32)	address of v3 source		
00014700	000147A0			19144+	DC	A(RE398+48)	address of v4 source		
00014704	00000010			19145+	DC	A(16)	result length		
00014708	00014770			19146+REA398	DC	A(RE398)	result address		
00014710	00000000 00000000			19147+	DS	FD	gap		
00014718	00000000 00000000			19148+V10398	DS	XL16	V1 output		
00014720	00000000 00000000								
00014728	00000000 00000000			19149+ 19150+*	DS	FD	gap		
00014730				19151+X398	DS	0F			
00014730	B982 0011			19152+	XGR	R1,R1			
00014734	4110 8E94		00001094	19153+	LA	R1,V1FUDGE	load v1 fudge		
00014738	E711 0000 0006		00000000	19154+	VL	v1,0(R1)	use v21 to test decoder		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001473E	E310 5010 0014		00000010	19155+	LGF	R1,V2ADDR	load v2 source	
00014744	E721 0000 0006		00000000	19156+	VL	v2,0(R1)	use v22 to test decoder	
0001474A	E310 5014 0014		00000014	19157+	LGF	R1,V3ADDR	load v3 source	
00014750	E731 0000 0006		00000000	19158+	VL	v3,0(R1)	use v23 to test decoder	
00014756	E310 5018 0014		00000018	19159+	LGF	R1,V4ADDR	load v4 source	
0001475C	E741 0000 0006		00000000	19160+	VL	v4,0(R1)	use v24 to test decoder	
00014762				19163+	DS	0H	E788 VEVAL	
00014762	E7			19164+	DC	X'E7'	- Vector Evaluate	
00014763	12			19165+	DC	X'12'	v1, v2	
00014764	30			19166+	DC	X'30'	v3, reserved	
00014765	B8			19167+	DC	HL1'184'	i5	
00014766	40			19168+	DC	x'40'	v4, RXB	
00014767	88			19169+	DC	X'88'		
00014768	E710 5030 000E		00014718	19171+	VST	V1,V10398	save v1 output	
0001476E	07FB			19172+	BR	R11	return	
00014770				19173+RE398	DC	0F	xl16 expected result	
00014770				19174+	DROP	R5		
00014770	44444444 AAAAAAAA			19175	DC	XL16'44444444 AAAAAAAA 99999999 66666666'	result	
00014778	99999999 66666666							
00014780	33333333 55555555			19176	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00014788	66666666 99999999							
00014790	77777777 BBBB BBBB			19177	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00014798	DDDD DDDD EEEEEEEE							
000147A0	AAAA AAAAA CCCCCCCC			19178	DC	XL16'AAAA AAAAA CCCCCCCC 33333333 55555555'	v4	
000147A8	33333333 55555555							
				19179				
				19180 * i5 = 185:		/* 10111 001 +++ */		
000147B0				19181	VRI_K	VEVAL,185		
000147B0		000147B0		19182+	DS	0FD		
000147B0	000147F8			19183+	USING	*,R5	base for test data and test routine	
000147B4	018F			19184+T399	DC	A(X399)	address of test routine	
000147B6	00			19185+	DC	H'399'	test number	
000147B7	B9			19186+	DC	X'00'		
000147B8	E5C5E5C1 D3404040			19187+	DC	HL1'185'	i5	
000147C0	00014848			19188+	DC	CL8'VEVAL'	instruction name	
000147C4	00014858			19189+	DC	A(RE399+16)	address of v2 source	
000147C8	00014868			19190+	DC	A(RE399+32)	address of v3 source	
000147CC	00000010			19191+	DC	A(RE399+48)	address of v4 source	
000147D0	00014838			19192+	DC	A(16)	result length	
000147D8	00000000 00000000			19193+REA399	DC	A(RE399)	result address	
000147E0	00000000 00000000			19194+	DS	FD	gap	
000147E8	00000000 00000000			19195+V10399	DS	XL16	V1 output	
000147F0	00000000 00000000			19196+	DS	FD	gap	
				19197+*				
000147F8				19198+X399	DS	0F		
000147F8	B982 0011			19199+	XGR	R1,R1		
000147FC	4110 8E94		00001094	19200+	LA	R1,V1FUDGE	load v1 fudge	
00014800	E711 0000 0006		00000000	19201+	VL	v1,0(R1)	use v21 to test decoder	
00014806	E310 5010 0014		00000010	19202+	LGF	R1,V2ADDR	load v2 source	
0001480C	E721 0000 0006		00000000	19203+	VL	v2,0(R1)	use v22 to test decoder	
00014812	E310 5014 0014		00000014	19204+	LGF	R1,V3ADDR	load v3 source	
00014818	E731 0000 0006		00000000	19205+	VL	v3,0(R1)	use v23 to test decoder	
0001481E	E310 5018 0014		00000018	19206+	LGF	R1,V4ADDR	load v4 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00014824	E741 0000 0006		00000000	19207+	VL	v4,0(R1)	use v24 to test decoder	
0001482A				19210+	DS	0H	E788 VEVAL	
0001482A	E7			19211+	DC	X'E7'	- Vector Evaluate	
0001482B	12			19212+	DC	X'12'	v1, v2	
0001482C	30			19213+	DC	X'30'	v3, reserved	
0001482D	B9			19214+	DC	HL1'185'	i5	
0001482E	40			19215+	DC	x'40'	v4, RXB	
0001482F	88			19216+	DC	X'88'		
00014830	E710 5030 000E		000147E0	19218+	VST	V1,V10399	save v1 output	
00014836	07FB			19219+	BR	R11	return	
00014838				19220+RE399	DC	0F	xl16 expected result	
00014838				19221+	DR0P	R5		
00014838	11111111 33333333			19222	DC	XL16'11111111 33333333 66666666 CCCCCCCC'	result	
00014840	66666666 CCCCCCCC							
00014848	33333333 55555555			19223	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00014850	99999999 AAAAAAAA							
00014858	11111111 22222222			19224	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00014860	44444444 88888888							
00014868	FFFFFFFF EEEEEEEE			19225	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00014870	DDDDDDDD BBBBBBBB							
				19226				
00014878				19227	VRI_K	VEVAL,185		
00014878		00014878		19228+	DS	0FD		
00014878	000148C0			19229+	USING	*,R5	base for test data and test routine	
0001487C	0190			19230+T400	DC	A(X400)	address of test routine	
0001487E	00			19231+	DC	H'400'	test number	
0001487F	B9			19232+	DC	X'00'		
00014880	E5C5E5C1 D3404040			19233+	DC	HL1'185'	i5	
00014888	00014910			19234+	DC	CL8'VEVAL'	instruction name	
0001488C	00014920			19235+	DC	A(RE400+16)	address of v2 source	
00014890	00014930			19236+	DC	A(RE400+32)	address of v3 source	
00014894	00000010			19237+	DC	A(RE400+48)	address of v4 source	
00014898	00014900			19238+	DC	A(16)	result length	
000148A0	00000000 00000000			19239+REA400	DC	A(RE400)	result address	
000148A8	00000000 00000000			19240+	DS	FD	gap	
000148B0	00000000 00000000			19241+V10400	DS	XL16	V1 output	
000148B8	00000000 00000000			19242+	DS	FD	gap	
				19243+*				
000148C0				19244+X400	DS	0F		
000148C0	B982 0011			19245+	XGR	R1,R1		
000148C4	4110 8E94		00001094	19246+	LA	R1,V1FUDGE	load v1 fudge	
000148C8	E711 0000 0006		00000000	19247+	VL	v1,0(R1)	use v21 to test decoder	
000148CE	E310 5010 0014		00000010	19248+	LGF	R1,V2ADDR	load v2 source	
000148D4	E721 0000 0006		00000000	19249+	VL	v2,0(R1)	use v22 to test decoder	
000148DA	E310 5014 0014		00000014	19250+	LGF	R1,V3ADDR	load v3 source	
000148E0	E731 0000 0006		00000000	19251+	VL	v3,0(R1)	use v23 to test decoder	
000148E6	E310 5018 0014		00000018	19252+	LGF	R1,V4ADDR	load v4 source	
000148EC	E741 0000 0006		00000000	19253+	VL	v4,0(R1)	use v24 to test decoder	
000148F2				19256+	DS	0H	E788 VEVAL	
000148F2	E7			19257+	DC	X'E7'	- Vector Evaluate	
000148F3	12			19258+	DC	X'12'	v1, v2	
000148F4	30			19259+	DC	X'30'	v3, reserved	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000148F5	B9			19260+	DC	HL1'185'	i5		
000148F6	40			19261+	DC	x'40'	v4, RXB		
000148F7	88			19262+	DC	X'88'			
000148F8	E710 5030 000E		000148A8	19264+	VST	V1,V10400	save v1 output		
000148FE	07FB			19265+	BR	R11	return		
00014900				19266+RE400	DC	0F	xl16 expected result		
00014900				19267+	DR0P	R5			
00014900	66666666 AAAAAAAA			19268	DC	XL16'66666666 AAAAAAAA 99999999 66666666'	result		
00014908	99999999 66666666								
00014910	33333333 55555555			19269	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00014918	66666666 99999999								
00014920	77777777 BBBB BBBB			19270	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00014928	DDDD DDDD EEEEEEEE								
00014930	AAAA AAAAA CCCCCCCC			19271	DC	XL16'AAAA AAAAA CCCCCCCC 33333333 55555555'	v4		
00014938	33333333 55555555								
				19272					
				19273 * i5 = 186:		/* 10111 010 +++ */			
00014940				19274	VRI_K	VEVAL,186			
00014940		00014940		19275+	DS	0FD			
00014940	00014988			19276+	USING	*,R5	base for test data and test routine		
00014944	0191			19277+T401	DC	A(X401)	address of test routine		
00014946	00			19278+	DC	H'401'	test number		
00014947	BA			19279+	DC	X'00'			
00014948	E5C5E5C1 D3404040			19280+	DC	HL1'186'	i5		
00014950	000149D8			19281+	DC	CL8'VEVAL'	instruction name		
00014954	000149E8			19282+	DC	A(RE401+16)	address of v2 source		
00014958	000149F8			19283+	DC	A(RE401+32)	address of v3 source		
0001495C	00000010			19284+	DC	A(RE401+48)	address of v4 source		
00014960	000149C8			19285+	DC	A(16)	result length		
00014968	00000000 00000000			19286+REA401	DC	A(RE401)	result address		
00014970	00000000 00000000			19287+	DS	FD	gap		
00014978	00000000 00000000			19288+V10401	DS	XL16	V1 output		
00014980	00000000 00000000								
				19289+	DS	FD	gap		
00014988				19290+*					
00014988	B982 0011			19291+X401	DS	0F			
0001498C	4110 8E94		00001094	19292+	XGR	R1,R1			
00014990	E711 0000 0006		00000000	19293+	LA	R1,V1FUDGE	load v1 fudge		
00014996	E310 5010 0014		00000010	19294+	VL	v1,0(R1)	use v21 to test decoder		
0001499C	E721 0000 0006		00000000	19295+	LGF	R1,V2ADDR	load v2 source		
000149A2	E310 5014 0014		00000014	19296+	VL	v2,0(R1)	use v22 to test decoder		
000149A8	E731 0000 0006		00000000	19297+	LGF	R1,V3ADDR	load v3 source		
000149AE	E310 5018 0014		00000018	19298+	VL	v3,0(R1)	use v23 to test decoder		
000149B4	E741 0000 0006		00000000	19299+	LGF	R1,V4ADDR	load v4 source		
				19300+	VL	v4,0(R1)	use v24 to test decoder		
000149BA				19303+	DS	0H	E788 VEVAL		
000149BA	E7			19304+	DC	X'E7'	- Vector Evaluate		
000149BB	12			19305+	DC	X'12'	v1, v2		
000149BC	30			19306+	DC	X'30'	v3, reserved		
000149BD	BA			19307+	DC	HL1'186'	i5		
000149BE	40			19308+	DC	x'40'	v4, RXB		
000149BF	88			19309+	DC	X'88'			
000149C0	E710 5030 000E		00014970	19311+	VST	V1,V10401	save v1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000149C6	07FB			19312+	BR	R11	return		
000149C8				19313+RE401	DC	0F	xl16 expected result		
000149C8				19314+	DROP	R5			
000149C8	00000000	33333333		19315	DC	XL16'00000000	33333333 66666666 44444444'	result	
000149D0	66666666	44444444							
000149D8	33333333	55555555		19316	DC	XL16'33333333	55555555 99999999 AAAAAAAA'	v2	
000149E0	99999999	AAAAAAA							
000149E8	11111111	22222222		19317	DC	XL16'11111111	22222222 44444444 88888888'	v3	
000149F0	44444444	88888888							
000149F8	FFFFFFFF	EEEEEEEE		19318	DC	XL16'FFFFFFFF	EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00014A00	DDDDDDDD	BBBBBBBB							
00014A08				19319					
00014A08				19320	VRI_K	VEVAL, 186			
00014A08			00014A08	19321+	DS	0FD			
00014A08	00014A50			19322+	USING	*, R5	base for test data and test routine		
00014A0C	0192			19323+T402	DC	A(X402)	address of test routine		
00014A0E	00			19324+	DC	H'402'	test number		
00014A0F	BA			19325+	DC	X'00'			
00014A10	E5C5E5C1	D3404040		19326+	DC	HL1'186'	i5		
00014A18	00014AA0			19327+	DC	CL8'VEVAL'	instruction name		
00014A1C	00014AB0			19328+	DC	A(RE402+16)	address of v2 source		
00014A20	00014AC0			19329+	DC	A(RE402+32)	address of v3 source		
00014A24	00000010			19330+	DC	A(RE402+48)	address of v4 source		
00014A28	00014A90			19331+	DC	A(16)	result length		
00014A30	00000000	00000000		19332+REA402	DC	A(RE402)	result address		
00014A38	00000000	00000000		19333+	DS	FD	gap		
00014A40	00000000	00000000		19334+V10402	DS	XL16	V1 output		
00014A48	00000000	00000000		19335+	DS	FD	gap		
00014A50				19336+*					
00014A50	B982 0011			19337+X402	DS	0F			
00014A54	4110 8E94		00001094	19338+	XGR	R1, R1			
00014A58	E711 0000 0006		00000000	19339+	LA	R1, V1FUDGE	load v1 fudge		
00014A5E	E310 5010 0014		00000010	19340+	VL	v1, 0(R1)	use v21 to test decoder		
00014A64	E721 0000 0006		00000000	19341+	LGF	R1, V2ADDR	load v2 source		
00014A6A	E310 5014 0014		00000014	19342+	VL	v2, 0(R1)	use v22 to test decoder		
00014A70	E731 0000 0006		00000000	19343+	LGF	R1, V3ADDR	load v3 source		
00014A76	E310 5018 0014		00000018	19344+	VL	v3, 0(R1)	use v23 to test decoder		
00014A7C	E741 0000 0006		00000000	19345+	LGF	R1, V4ADDR	load v4 source		
				19346+	VL	v4, 0(R1)	use v24 to test decoder		
00014A82				19349+	DS	0H	E788 VEVAL		
00014A82	E7			19350+	DC	X'E7'	- Vector Evaluate		
00014A83	12			19351+	DC	X'12'	v1, v2		
00014A84	30			19352+	DC	X'30'	v3, reserved		
00014A85	BA			19353+	DC	HL1'186'	i5		
00014A86	40			19354+	DC	x'40'	v4, RXB		
00014A87	88			19355+	DC	X'88'			
00014A88	E710 5030 000E		00014A38	19357+	VST	V1, V10402	save v1 output		
00014A8E	07FB			19358+	BR	R11	return		
00014A90				19359+RE402	DC	0F	xl16 expected result		
00014A90				19360+	DROP	R5			
00014A90	55555555	BBBBBBBB		19361	DC	XL16'55555555	BBBBBBBB DDDDDDDD EEEEEEEE'	result	
00014A98	DDDDDDDD	EEEEEEEE							
00014AA0	33333333	55555555		19362	DC	XL16'33333333	55555555 66666666 99999999'	v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00014AA8	66666666	99999999							
00014AB0	77777777	BBBBBBBB		19363	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00014AB8	DDDDDDDD	EEEEEEEE							
00014AC0	AAAAAAAA	CCCCCCCC		19364	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00014AC8	33333333	55555555							
				19365					
				19366	*	i5 = 187:	/* 10111 011 */		
				19367	VRI_K	VEVAL,187			
00014AD0				19368+	DS	0FD			
00014AD0			00014AD0	19369+	USING	*,R5	base for test data and test routine		
00014AD0	00014B18			19370+	T403	DC	A(X403)	address of test routine	
00014AD4	0193			19371+	DC	H'403'	test number		
00014AD6	00			19372+	DC	X'00'			
00014AD7	BB			19373+	DC	HL1'187'	i5		
00014AD8	E5C5E5C1	D3404040		19374+	DC	CL8'VEVAL'	instruction name		
00014AE0	00014B68			19375+	DC	A(RE403+16)	address of v2 source		
00014AE4	00014B78			19376+	DC	A(RE403+32)	address of v3 source		
00014AE8	00014B88			19377+	DC	A(RE403+48)	address of v4 source		
00014AEC	00000010			19378+	DC	A(16)	result length		
00014AF0	00014B58			19379+	REA403	DC	A(RE403)	result address	
00014AF8	00000000	00000000		19380+	DS	FD	gap		
00014B00	00000000	00000000		19381+	V10403	DS	XL16	V1 output	
00014B08	00000000	00000000							
00014B10	00000000	00000000		19382+	DS	FD	gap		
				19383+	*				
00014B18				19384+	X403	DS	0F		
00014B18	B982	0011		19385+	XGR	R1,R1			
00014B1C	4110	8E94	00001094	19386+	LA	R1,V1FUDGE	load v1 fudge		
00014B20	E711	0000	0006	19387+	VL	v1,0(R1)	use v21 to test decoder		
00014B26	E310	5010	0014	19388+	LGF	R1,V2ADDR	load v2 source		
00014B2C	E721	0000	0006	19389+	VL	v2,0(R1)	use v22 to test decoder		
00014B32	E310	5014	0014	19390+	LGF	R1,V3ADDR	load v3 source		
00014B38	E731	0000	0006	19391+	VL	v3,0(R1)	use v23 to test decoder		
00014B3E	E310	5018	0014	19392+	LGF	R1,V4ADDR	load v4 source		
00014B44	E741	0000	0006	19393+	VL	v4,0(R1)	use v24 to test decoder		
00014B4A				19396+	DS	0H	E788 VEVAL		
00014B4A	E7			19397+	DC	X'E7'	- Vector Evaluate		
00014B4B	12			19398+	DC	X'12'	v1, v2		
00014B4C	30			19399+	DC	X'30'	v3, reserved		
00014B4D	BB			19400+	DC	HL1'187'	i5		
00014B4E	40			19401+	DC	x'40'	v4, RXB		
00014B4F	88			19402+	DC	X'88'			
00014B50	E710	5030	000E	19404+	VST	V1,V10403	save v1 output		
00014B56	07FB		00014B00	19405+	BR	R11	return		
00014B58				19406+	RE403	DC	0F	xl16 expected result	
00014B58				19407+	DR0P	R5			
00014B58	11111111	33333333		19408	DC	XL16'	11111111 33333333 66666666 CCCCCCCC'	result	
00014B60	66666666	CCCCCCCC							
00014B68	33333333	55555555		19409	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00014B70	99999999	AAAAAAAA							
00014B78	11111111	22222222		19410	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00014B80	44444444	88888888							
00014B88	FFFFFFFF	EEEEEEEE		19411	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00014B90	DDDDDDDD	BBBBBBBB							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				19412					
				19413	VRI_K	VEVAL, 187			
00014B98				19414+	DS	0FD			
00014B98		00014B98		19415+	USING	*, R5		base for test data and test routine	
00014B98	00014BE0			19416+T404	DC	A(X404)		address of test routine	
00014B9C	0194			19417+	DC	H'404'		test number	
00014B9E	00			19418+	DC	X'00'			
00014B9F	BB			19419+	DC	HL1'187'		i5	
00014BA0	E5C5E5C1 D3404040			19420+	DC	CL8'VEVAL'		instruction name	
00014BA8	00014C30			19421+	DC	A(RE404+16)		address of v2 source	
00014BAC	00014C40			19422+	DC	A(RE404+32)		address of v3 source	
00014BB0	00014C50			19423+	DC	A(RE404+48)		address of v4 source	
00014BB4	00000010			19424+	DC	A(16)		result length	
00014BB8	00014C20			19425+REA404	DC	A(RE404)		result address	
00014BC0	00000000 00000000			19426+	DS	FD		gap	
00014BC8	00000000 00000000			19427+V10404	DS	XL16		V1 output	
00014BD0	00000000 00000000								
00014BD8	00000000 00000000			19428+	DS	FD		gap	
				19429+*					
00014BE0				19430+X404	DS	0F			
00014BE0	B982 0011			19431+	XGR	R1, R1			
00014BE4	4110 8E94		00001094	19432+	LA	R1, V1FUDGE		load v1 fudge	
00014BE8	E711 0000 0006		00000000	19433+	VL	v1, 0(R1)		use v21 to test decoder	
00014BEE	E310 5010 0014		00000010	19434+	LGF	R1, V2ADDR		load v2 source	
00014BF4	E721 0000 0006		00000000	19435+	VL	v2, 0(R1)		use v22 to test decoder	
00014BFA	E310 5014 0014		00000014	19436+	LGF	R1, V3ADDR		load v3 source	
00014C00	E731 0000 0006		00000000	19437+	VL	v3, 0(R1)		use v23 to test decoder	
00014C06	E310 5018 0014		00000018	19438+	LGF	R1, V4ADDR		load v4 source	
00014C0C	E741 0000 0006		00000000	19439+	VL	v4, 0(R1)		use v24 to test decoder	
00014C12				19442+	DS	0H		E788 VEVAL	
00014C12	E7			19443+	DC	X'E7'		- Vector Evaluate	
00014C13	12			19444+	DC	X'12'		v1, v2	
00014C14	30			19445+	DC	X'30'		v3, reserved	
00014C15	BB			19446+	DC	HL1'187'		i5	
00014C16	40			19447+	DC	x'40'		v4, RXB	
00014C17	88			19448+	DC	X'88'			
00014C18	E710 5030 000E		00014BC8	19450+	VST	V1, V10404		save v1 output	
00014C1E	07FB			19451+	BR	R11		return	
00014C20				19452+RE404	DC	0F		xl16 expected result	
00014C20				19453+	DROP	R5			
00014C20	77777777 BBBB BBBB			19454	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		result	
00014C28	DDDDDDDD EEEEEEEE								
00014C30	33333333 55555555			19455	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00014C38	66666666 99999999								
00014C40	77777777 BBBB BBBB			19456	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00014C48	DDDDDDDD EEEEEEEE								
00014C50	AAAAAAAA CCCCCCCC			19457	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00014C58	33333333 55555555								
				19458					
				19459 * i5 = 188:	/*	10111 100 +++ */			
				19460	VRI_K	VEVAL, 188			
00014C60				19461+	DS	0FD			
00014C60		00014C60		19462+	USING	*, R5		base for test data and test routine	
00014C60	00014CA8			19463+T405	DC	A(X405)		address of test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00014C64	0195			19464+	DC	H'405'	test number	
00014C66	00			19465+	DC	X'00'		
00014C67	BC			19466+	DC	HL1'188'	i5	
00014C68	E5C5E5C1 D3404040			19467+	DC	CL8'VEVAL'	instruction name	
00014C70	00014CF8			19468+	DC	A(RE405+16)	address of v2 source	
00014C74	00014D08			19469+	DC	A(RE405+32)	address of v3 source	
00014C78	00014D18			19470+	DC	A(RE405+48)	address of v4 source	
00014C7C	00000010			19471+	DC	A(16)	result length	
00014C80	00014CE8			19472+REA405	DC	A(RE405)	result address	
00014C88	00000000 00000000			19473+	DS	FD	gap	
00014C90	00000000 00000000			19474+V10405	DS	XL16	V1 output	
00014C98	00000000 00000000							
00014CA0	00000000 00000000			19475+	DS	FD	gap	
				19476+*				
00014CA8				19477+X405	DS	0F		
00014CA8	B982 0011			19478+	XGR	R1,R1		
00014CAC	4110 8E94		00001094	19479+	LA	R1,V1FUDGE	load v1 fudge	
00014CB0	E711 0000 0006		00000000	19480+	VL	v1,0(R1)	use v21 to test decoder	
00014CB6	E310 5010 0014		00000010	19481+	LGF	R1,V2ADDR	load v2 source	
00014CBC	E721 0000 0006		00000000	19482+	VL	v2,0(R1)	use v22 to test decoder	
00014CC2	E310 5014 0014		00000014	19483+	LGF	R1,V3ADDR	load v3 source	
00014CC8	E731 0000 0006		00000000	19484+	VL	v3,0(R1)	use v23 to test decoder	
00014CCE	E310 5018 0014		00000018	19485+	LGF	R1,V4ADDR	load v4 source	
00014CD4	E741 0000 0006		00000000	19486+	VL	v4,0(R1)	use v24 to test decoder	
00014CDA				19489+	DS	0H	E788 VEVAL	
00014CDA	E7			19490+	DC	X'E7'	- Vector Evaluate	
00014CDB	12			19491+	DC	X'12'	v1, v2	
00014CDC	30			19492+	DC	X'30'	v3, reserved	
00014CDD	BC			19493+	DC	HL1'188'	i5	
00014CDE	40			19494+	DC	x'40'	v4, RXB	
00014CDF	88			19495+	DC	X'88'		
00014CE0	E710 5030 000E		00014C90	19497+	VST	V1,V10405	save v1 output	
00014CE6	07FB			19498+	BR	R11	return	
00014CE8				19499+RE405	DC	0F	xl16 expected result	
00014CE8				19500+	DROP	R5		
00014CE8	22222222 77777777			19501	DC	XL16'22222222 77777777 FFFFFFFF 66666666'	result	
00014CF0	FFFFFFFF 66666666							
00014CF8	33333333 55555555			19502	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00014D00	99999999 AAAAAAAA							
00014D08	11111111 22222222			19503	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00014D10	44444444 88888888							
00014D18	FFFFFFFF EEEEEEEE			19504	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00014D20	DDDDDDDD BBBB BBBB							
				19505				
				19506	VRI_K	VEVAL, 188		
00014D28				19507+	DS	0FD		
00014D28		00014D28		19508+	USING	*,R5	base for test data and test routine	
00014D28	00014D70			19509+T406	DC	A(X406)	address of test routine	
00014D2C	0196			19510+	DC	H'406'	test number	
00014D2E	00			19511+	DC	X'00'		
00014D2F	BC			19512+	DC	HL1'188'	i5	
00014D30	E5C5E5C1 D3404040			19513+	DC	CL8'VEVAL'	instruction name	
00014D38	00014DC0			19514+	DC	A(RE406+16)	address of v2 source	
00014D3C	00014DD0			19515+	DC	A(RE406+32)	address of v3 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00014D40	00014DE0			19516+	DC	A(RE406+48)	address of v4 source		
00014D44	00000010			19517+	DC	A(16)	result length		
00014D48	00014DB0			19518+REA406	DC	A(RE406)	result address		
00014D50	00000000 00000000			19519+	DS	FD	gap		
00014D58	00000000 00000000			19520+V10406	DS	XL16	V1 output		
00014D60	00000000 00000000								
00014D68	00000000 00000000			19521+	DS	FD	gap		
				19522+*					
00014D70				19523+X406	DS	0F			
00014D70	B982 0011			19524+	XGR	R1,R1			
00014D74	4110 8E94		00001094	19525+	LA	R1,V1FUDGE	load v1 fudge		
00014D78	E711 0000 0006		00000000	19526+	VL	v1,0(R1)	use v21 to test decoder		
00014D7E	E310 5010 0014		00000010	19527+	LGF	R1,V2ADDR	load v2 source		
00014D84	E721 0000 0006		00000000	19528+	VL	v2,0(R1)	use v22 to test decoder		
00014D8A	E310 5014 0014		00000014	19529+	LGF	R1,V3ADDR	load v3 source		
00014D90	E731 0000 0006		00000000	19530+	VL	v3,0(R1)	use v23 to test decoder		
00014D96	E310 5018 0014		00000018	19531+	LGF	R1,V4ADDR	load v4 source		
00014D9C	E741 0000 0006		00000000	19532+	VL	v4,0(R1)	use v24 to test decoder		
00014DA2				19535+	DS	0H	E788 VEVAL		
00014DA2	E7			19536+	DC	X'E7'	- Vector Evaluate		
00014DA3	12			19537+	DC	X'12'	v1, v2		
00014DA4	30			19538+	DC	X'30'	v3, reserved		
00014DA5	BC			19539+	DC	HL1'188'	i5		
00014DA6	40			19540+	DC	x'40'	v4, RXB		
00014DA7	88			19541+	DC	X'88'			
00014DA8	E710 5030 000E		00014D58	19543+	VST	V1,V10406	save v1 output		
00014DAE	07FB			19544+	BR	R11	return		
00014DB0				19545+RE406	DC	0F	xl16 expected result		
00014DB0				19546+	DROP	R5			
00014DB0	44444444 EEEEEEEE			19547	DC	XL16'44444444 EEEEEEEE BBBBBBBBBB 77777777'	result		
00014DB8	BBBBBBBBB 77777777								
00014DC0	33333333 55555555			19548	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00014DC8	66666666 99999999								
00014DD0	77777777 BBBBBBBBB			19549	DC	XL16'77777777 BBBBBBBBB DDDDDDDDD EEEEEEEE'	v3		
00014DD8	DDDDDDDD EEEEEEEE								
00014DE0	AAAAAAAA CCCCCCCC			19550	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00014DE8	33333333 55555555								
				19551					
				19552 * i5 = 189:		/* 10111 101 +++ */			
00014DF0				19553	VRI_K	VEVAL,189			
00014DF0		00014DF0		19554+	DS	0FD			
00014DF0	00014E38			19555+	USING	*,R5	base for test data and test routine		
00014DF4	0197			19556+T407	DC	A(X407)	address of test routine		
00014DF6	00			19557+	DC	H'407'	test number		
00014DF7	BD			19558+	DC	X'00'			
00014DF8	E5C5E5C1 D3404040			19559+	DC	HL1'189'	i5		
00014E00	00014E88			19560+	DC	CL8'VEVAL'	instruction name		
00014E04	00014E98			19561+	DC	A(RE407+16)	address of v2 source		
00014E08	00014EA8			19562+	DC	A(RE407+32)	address of v3 source		
00014E0C	00000010			19563+	DC	A(RE407+48)	address of v4 source		
00014E10	00000010			19564+	DC	A(16)	result length		
00014E18	00000000 00000000			19565+REA407	DC	A(RE407)	result address		
00014E20	00000000 00000000			19566+	DS	FD	gap		
				19567+V10407	DS	XL16	V1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00014E28	00000000 00000000								
00014E30	00000000 00000000			19568+	DS	FD	gap		
				19569+*					
00014E38				19570+X407	DS	0F			
00014E38	B982 0011			19571+	XGR	R1,R1			
00014E3C	4110 8E94		00001094	19572+	LA	R1,V1FUDGE	load v1 fudge		
00014E40	E711 0000 0006		00000000	19573+	VL	v1,0(R1)	use v21 to test decoder		
00014E46	E310 5010 0014		00000010	19574+	LGF	R1,V2ADDR	load v2 source		
00014E4C	E721 0000 0006		00000000	19575+	VL	v2,0(R1)	use v22 to test decoder		
00014E52	E310 5014 0014		00000014	19576+	LGF	R1,V3ADDR	load v3 source		
00014E58	E731 0000 0006		00000000	19577+	VL	v3,0(R1)	use v23 to test decoder		
00014E5E	E310 5018 0014		00000018	19578+	LGF	R1,V4ADDR	load v4 source		
00014E64	E741 0000 0006		00000000	19579+	VL	v4,0(R1)	use v24 to test decoder		
00014E6A				19582+	DS	0H	E788 VEVAL		
00014E6A	E7			19583+	DC	X'E7'	- Vector Evaluate		
00014E6B	12			19584+	DC	X'12'	v1, v2		
00014E6C	30			19585+	DC	X'30'	v3, reserved		
00014E6D	BD			19586+	DC	HL1'189'	i5		
00014E6E	40			19587+	DC	x'40'	v4, RXB		
00014E6F	88			19588+	DC	X'88'			
00014E70	E710 5030 000E		00014E20	19590+	VST	V1,V10407	save v1 output		
00014E76	07FB			19591+	BR	R11	return		
00014E78				19592+RE407	DC	0F	xl16 expected result		
00014E78				19593+	DROP	R5			
00014E78	33333333 77777777			19594	DC	XL16'33333333 77777777 FFFFFFFF EEEEEEEE'	result		
00014E80	FFFFFFFF EEEEEEEE								
00014E88	33333333 55555555			19595	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00014E90	99999999 AAAAAAAA								
00014E98	11111111 22222222			19596	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00014EA0	44444444 88888888								
00014EA8	FFFFFFFF EEEEEEEE			19597	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00014EB0	DDDDDDDD BBBBBBBB								
				19598					
00014EB8				19599	VRI_K	VEVAL,189			
00014EB8		00014EB8		19600+	DS	0FD			
00014EB8	00014F00			19601+	USING	*,R5	base for test data and test routine		
00014EBC	0198			19602+T408	DC	A(X408)	address of test routine		
00014EBE	00			19603+	DC	H'408'	test number		
00014EBF	BD			19604+	DC	X'00'			
00014EC0	E5C5E5C1 D3404040			19605+	DC	HL1'189'	i5		
00014EC8	00014F50			19606+	DC	CL8'VEVAL'	instruction name		
00014ECC	00014F60			19607+	DC	A(RE408+16)	address of v2 source		
00014ED0	00014F70			19608+	DC	A(RE408+32)	address of v3 source		
00014ED4	00000010			19609+	DC	A(RE408+48)	address of v4 source		
00014ED8	00014F40			19610+	DC	A(16)	result length		
00014EE0	00000000 00000000			19611+REA408	DC	A(RE408)	result address		
00014EE8	00000000 00000000			19612+	DS	FD	gap		
00014EF0	00000000 00000000			19613+V10408	DS	XL16	V1 output		
00014EF8	00000000 00000000								
				19614+	DS	FD	gap		
				19615+*					
00014F00				19616+X408	DS	0F			
00014F00	B982 0011			19617+	XGR	R1,R1			
00014F04	4110 8E94		00001094	19618+	LA	R1,V1FUDGE	load v1 fudge		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00014F08	E711 0000 0006		00000000	19619+	VL	v1,0(R1)	use v21 to test decoder	
00014F0E	E310 5010 0014		00000010	19620+	LGF	R1,V2ADDR	load v2 source	
00014F14	E721 0000 0006		00000000	19621+	VL	v2,0(R1)	use v22 to test decoder	
00014F1A	E310 5014 0014		00000014	19622+	LGF	R1,V3ADDR	load v3 source	
00014F20	E731 0000 0006		00000000	19623+	VL	v3,0(R1)	use v23 to test decoder	
00014F26	E310 5018 0014		00000018	19624+	LGF	R1,V4ADDR	load v4 source	
00014F2C	E741 0000 0006		00000000	19625+	VL	v4,0(R1)	use v24 to test decoder	
00014F32				19628+	DS	0H	E788 VEVAL	
00014F32	E7			19629+	DC	X'E7'	- Vector Evaluate	
00014F33	12			19630+	DC	X'12'	v1, v2	
00014F34	30			19631+	DC	X'30'	v3, reserved	
00014F35	BD			19632+	DC	HL1'189'	i5	
00014F36	40			19633+	DC	x'40'	v4, RXB	
00014F37	88			19634+	DC	X'88'		
00014F38	E710 5030 000E		00014EE8	19636+	VST	V1,V10408	save v1 output	
00014F3E	07FB			19637+	BR	R11	return	
00014F40				19638+RE408	DC	0F	xl16 expected result	
00014F40				19639+	DROP	R5		
00014F40	66666666 EEEEEEEE			19640	DC	XL16'66666666 EEEEEEEE BBBBBBBB 77777777'	result	
00014F48	BBBBBBBB 77777777							
00014F50	33333333 55555555			19641	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00014F58	66666666 99999999							
00014F60	77777777 BBBBBBBB			19642	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00014F68	DDDDDDDD EEEEEEEE							
00014F70	AAAAAAAA CCCCCCCC			19643	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00014F78	33333333 55555555							
				19644				
				19645 * i5 = 190:	/*	10111 110 +++ */		
00014F80				19646	VRI_K	VEVAL,190		
00014F80		00014F80		19647+	DS	0FD		
00014F80	00014FC8			19648+	USING	*,R5	base for test data and test routine	
00014F84	0199			19649+T409	DC	A(X409)	address of test routine	
00014F86	00			19650+	DC	H'409'	test number	
00014F87	BE			19651+	DC	X'00'		
00014F88	E5C5E5C1 D3404040			19652+	DC	HL1'190'	i5	
00014F90	00015018			19653+	DC	CL8'VEVAL'	instruction name	
00014F94	00015028			19654+	DC	A(RE409+16)	address of v2 source	
00014F98	00015038			19655+	DC	A(RE409+32)	address of v3 source	
00014F9C	00000010			19656+	DC	A(RE409+48)	address of v4 source	
00014FA0	00015008			19657+	DC	A(16)	result length	
00014FA8	00000000 00000000			19658+REA409	DC	A(RE409)	result address	
00014FB0	00000000 00000000			19659+	DS	FD	gap	
00014FB8	00000000 00000000			19660+V10409	DS	XL16	V1 output	
00014FC0	00000000 00000000							
				19661+	DS	FD	gap	
				19662+*				
00014FC8				19663+X409	DS	0F		
00014FC8	B982 0011			19664+	XGR	R1,R1		
00014FCC	4110 8E94		00001094	19665+	LA	R1,V1FUDGE	load v1 fudge	
00014FD0	E711 0000 0006		00000000	19666+	VL	v1,0(R1)	use v21 to test decoder	
00014FD6	E310 5010 0014		00000010	19667+	LGF	R1,V2ADDR	load v2 source	
00014FDC	E721 0000 0006		00000000	19668+	VL	v2,0(R1)	use v22 to test decoder	
00014FE2	E310 5014 0014		00000014	19669+	LGF	R1,V3ADDR	load v3 source	
00014FE8	E731 0000 0006		00000000	19670+	VL	v3,0(R1)	use v23 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00014FEE	E310 5018 0014		00000018	19671+	LGF	R1,V4ADDR	load v4 source	
00014FF4	E741 0000 0006		00000000	19672+	VL	v4,0(R1)	use v24 to test decoder	
00014FFA				19675+	DS	0H	E788 VEVAL	
00014FFA	E7			19676+	DC	X'E7'	- Vector Evaluate	
00014FFB	12			19677+	DC	X'12'	v1, v2	
00014FFC	30			19678+	DC	X'30'	v3, reserved	
00014FFD	BE			19679+	DC	HL1'190'	i5	
00014FFE	40			19680+	DC	x'40'	v4, RXB	
00014FFF	88			19681+	DC	X'88'		
00015000	E710 5030 000E		00014FB0	19683+	VST	V1,V10409	save v1 output	
00015006	07FB			19684+	BR	R11	return	
00015008				19685+RE409	DC	0F	xl16 expected result	
00015008				19686+	DR0P	R5		
00015008	22222222 77777777			19687	DC	XL16'22222222 77777777 FFFFFFFF 66666666'	result	
00015010	FFFFFFFF 66666666							
00015018	33333333 55555555			19688	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00015020	99999999 AAAAAAAA							
00015028	11111111 22222222			19689	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00015030	44444444 88888888							
00015038	FFFFFFFF EEEEEEEE			19690	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00015040	DDDDDDDD BBBBBBBB							
00015048				19691				
00015048				19692	VRI_K	VEVAL,190		
00015048		00015048		19693+	DS	0FD		
00015048	00015090			19694+	USING	*,R5	base for test data and test routine	
0001504C	019A			19695+T410	DC	A(X410)	address of test routine	
0001504E	00			19696+	DC	H'410'	test number	
0001504F	BE			19697+	DC	X'00'		
00015050	E5C5E5C1 D3404040			19698+	DC	HL1'190'	i5	
00015058	000150E0			19699+	DC	CL8'VEVAL'	instruction name	
0001505C	000150F0			19700+	DC	A(RE410+16)	address of v2 source	
00015060	00015100			19701+	DC	A(RE410+32)	address of v3 source	
00015064	00000010			19702+	DC	A(RE410+48)	address of v4 source	
00015068	000150D0			19703+	DC	A(16)	result length	
00015070	00000000 00000000			19704+REA410	DC	A(RE410)	result address	
00015078	00000000 00000000			19705+	DS	FD	gap	
00015080	00000000 00000000			19706+V10410	DS	XL16	V1 output	
00015088	00000000 00000000			19707+	DS	FD	gap	
00015090				19708+*				
00015090	B982 0011			19709+X410	DS	0F		
00015094	4110 8E94		00001094	19710+	XGR	R1,R1		
00015098	E711 0000 0006		00000000	19711+	LA	R1,V1FUDGE	load v1 fudge	
0001509E	E310 5010 0014		00000010	19712+	VL	v1,0(R1)	use v21 to test decoder	
000150A4	E721 0000 0006		00000000	19713+	LGF	R1,V2ADDR	load v2 source	
000150AA	E310 5014 0014		00000014	19714+	VL	v2,0(R1)	use v22 to test decoder	
000150B0	E731 0000 0006		00000000	19715+	LGF	R1,V3ADDR	load v3 source	
000150B6	E310 5018 0014		00000018	19716+	VL	v3,0(R1)	use v23 to test decoder	
000150BC	E741 0000 0006		00000000	19717+	LGF	R1,V4ADDR	load v4 source	
				19718+	VL	v4,0(R1)	use v24 to test decoder	
000150C2				19721+	DS	0H	E788 VEVAL	
000150C2	E7			19722+	DC	X'E7'	- Vector Evaluate	
000150C3	12			19723+	DC	X'12'	v1, v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000150C4	30			19724+	DC	X'30'		v3, reserved	
000150C5	BE			19725+	DC	HL1'190'		i5	
000150C6	40			19726+	DC	x'40'		v4, RXB	
000150C7	88			19727+	DC	X'88'			
000150C8	E710 5030 000E		00015078	19729+	VST	V1,V10410		save v1 output	
000150CE	07FB			19730+	BR	R11		return	
000150D0				19731+RE410	DC	0F		xl16 expected result	
000150D0				19732+	DROP	R5			
000150D0	55555555 FFFFFFFF			19733	DC	XL16'55555555 FFFFFFFF FFFFFFFF FFFFFFFF'		result	
000150D8	FFFFFFFF FFFFFFFF								
000150E0	33333333 55555555			19734	DC	XL16'33333333 55555555 66666666 99999999'		v2	
000150E8	66666666 99999999								
000150F0	77777777 BBBB BBBB			19735	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
000150F8	DDDD DDDD EEEEEEEE								
00015100	AAAA AAAA CCCCCCCC			19736	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'		v4	
00015108	33333333 55555555								
				19737					
				19738 * i5 = 191:		/* 10111 111 +++ */			
				19739		VRI_K VEVAL,191			
00015110				19740+	DS	0FD			
00015110		00015110		19741+	USING	*,R5		base for test data and test routine	
00015110	00015158			19742+T411	DC	A(X411)		address of test routine	
00015114	019B			19743+	DC	H'411'		test number	
00015116	00			19744+	DC	X'00'			
00015117	BF			19745+	DC	HL1'191'		i5	
00015118	E5C5E5C1 D3404040			19746+	DC	CL8'VEVAL'		instruction name	
00015120	000151A8			19747+	DC	A(RE411+16)		address of v2 source	
00015124	000151B8			19748+	DC	A(RE411+32)		address of v3 source	
00015128	000151C8			19749+	DC	A(RE411+48)		address of v4 source	
0001512C	00000010			19750+	DC	A(16)		result length	
00015130	00015198			19751+REA411	DC	A(RE411)		result address	
00015138	00000000 00000000			19752+	DS	FD		gap	
00015140	00000000 00000000			19753+V10411	DS	XL16		V1 output	
00015148	00000000 00000000								
00015150	00000000 00000000			19754+	DS	FD		gap	
				19755+*					
00015158				19756+X411	DS	0F			
00015158	B982 0011			19757+	XGR	R1,R1			
0001515C	4110 8E94		00001094	19758+	LA	R1,V1FUDGE		load v1 fudge	
00015160	E711 0000 0006		00000000	19759+	VL	v1,0(R1)		use v21 to test decoder	
00015166	E310 5010 0014		00000010	19760+	LGF	R1,V2ADDR		load v2 source	
0001516C	E721 0000 0006		00000000	19761+	VL	v2,0(R1)		use v22 to test decoder	
00015172	E310 5014 0014		00000014	19762+	LGF	R1,V3ADDR		load v3 source	
00015178	E731 0000 0006		00000000	19763+	VL	v3,0(R1)		use v23 to test decoder	
0001517E	E310 5018 0014		00000018	19764+	LGF	R1,V4ADDR		load v4 source	
00015184	E741 0000 0006		00000000	19765+	VL	v4,0(R1)		use v24 to test decoder	
0001518A				19768+	DS	0H		E788 VEVAL	
0001518A	E7			19769+	DC	X'E7'		- Vector Evaluate	
0001518B	12			19770+	DC	X'12'		v1, v2	
0001518C	30			19771+	DC	X'30'		v3, reserved	
0001518D	BF			19772+	DC	HL1'191'		i5	
0001518E	40			19773+	DC	x'40'		v4, RXB	
0001518F	88			19774+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00015190	E710 5030 000E		00015140	19776+	VST	V1,V10411	save v1 output	
00015196	07FB			19777+	BR	R11	return	
00015198				19778+RE411	DC	0F	xl16 expected result	
00015198				19779+	DROP	R5		
00015198	33333333 77777777			19780	DC	XL16'33333333 77777777 FFFFFFFF EEEEEEEE'	result	
000151A0	FFFFFFFF EEEEEEEE							
000151A8	33333333 55555555		19781		DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
000151B0	99999999 AAAAAAAA							
000151B8	11111111 22222222		19782		DC	XL16'11111111 22222222 44444444 88888888'	v3	
000151C0	44444444 88888888							
000151C8	FFFFFFFF EEEEEEEE		19783		DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
000151D0	DDDDDDDD BBBBBBBB							
			19784					
			19785		VRI_K	VEVAL, 191		
000151D8			19786+		DS	0FD		
000151D8		000151D8	19787+		USING	*,R5	base for test data and test routine	
000151D8	00015220		19788+T412		DC	A(X412)	address of test routine	
000151DC	019C		19789+		DC	H'412'	test number	
000151DE	00		19790+		DC	X'00'		
000151DF	BF		19791+		DC	HL1'191'	i5	
000151E0	E5C5E5C1 D3404040		19792+		DC	CL8'VEVAL'	instruction name	
000151E8	00015270		19793+		DC	A(RE412+16)	address of v2 source	
000151EC	00015280		19794+		DC	A(RE412+32)	address of v3 source	
000151F0	00015290		19795+		DC	A(RE412+48)	address of v4 source	
000151F4	00000010		19796+		DC	A(16)	result length	
000151F8	00015260		19797+REA412		DC	A(RE412)	result address	
00015200	00000000 00000000		19798+		DS	FD	gap	
00015208	00000000 00000000		19799+V10412		DS	XL16	V1 output	
00015210	00000000 00000000							
00015218	00000000 00000000		19800+		DS	FD	gap	
			19801+*					
00015220			19802+X412		DS	0F		
00015220	B982 0011		19803+		XGR	R1,R1		
00015224	4110 8E94		19804+		LA	R1,V1FUDGE	load v1 fudge	
00015228	E711 0000 0006	00001094	19805+		VL	v1,0(R1)	use v21 to test decoder	
0001522E	E310 5010 0014	00000010	19806+		LGF	R1,V2ADDR	load v2 source	
00015234	E721 0000 0006	00000000	19807+		VL	v2,0(R1)	use v22 to test decoder	
0001523A	E310 5014 0014	00000014	19808+		LGF	R1,V3ADDR	load v3 source	
00015240	E731 0000 0006	00000000	19809+		VL	v3,0(R1)	use v23 to test decoder	
00015246	E310 5018 0014	00000018	19810+		LGF	R1,V4ADDR	load v4 source	
0001524C	E741 0000 0006	00000000	19811+		VL	v4,0(R1)	use v24 to test decoder	
00015252			19814+		DS	0H	E788 VEVAL	
00015252	E7		19815+		DC	X'E7'	- Vector Evaluate	
00015253	12		19816+		DC	X'12'	v1, v2	
00015254	30		19817+		DC	X'30'	v3, reserved	
00015255	BF		19818+		DC	HL1'191'	i5	
00015256	40		19819+		DC	x'40'	v4, RXB	
00015257	88		19820+		DC	X'88'		
00015258	E710 5030 000E		00015208	19822+	VST	V1,V10412	save v1 output	
0001525E	07FB			19823+	BR	R11	return	
00015260				19824+RE412	DC	0F	xl16 expected result	
00015260				19825+	DROP	R5		
00015260	77777777 FFFFFFFF		19826		DC	XL16'77777777 FFFFFFFF FFFFFFFF FFFFFFFF'	result	
00015268	FFFFFFFF FFFFFFFF							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00015270	33333333	55555555		19827	DC	XL16'	33333333	55555555	66666666 99999999' v2
00015278	66666666	99999999							
00015280	77777777	BBBBBBBB		19828	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
00015288	DDDDDDDD	EEEEEEEE							
00015290	AAAAAAAA	CCCCCCCC		19829	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
00015298	33333333	55555555							
				19830					
				19831					
				19832	* Row 24				
				19833	* i5 = 192: /* 11000 000 */				
				19834	VRI_K VEVAL,192				
000152A0				19835+	DS	0FD			
000152A0			000152A0	19836+	USING	*,R5			base for test data and test routine
000152A0	000152E8			19837+T413	DC	A(X413)			address of test routine
000152A4	019D			19838+	DC	H'413'			test number
000152A6	00			19839+	DC	X'00'			
000152A7	C0			19840+	DC	HL1'192'			i5
000152A8	E5C5E5C1	D3404040		19841+	DC	CL8'VEVAL'			instruction name
000152B0	00015338			19842+	DC	A(RE413+16)			address of v2 source
000152B4	00015348			19843+	DC	A(RE413+32)			address of v3 source
000152B8	00015358			19844+	DC	A(RE413+48)			address of v4 source
000152BC	00000010			19845+	DC	A(16)			result length
000152C0	00015328			19846+REA413	DC	A(RE413)			result address
000152C8	00000000	00000000		19847+	DS	FD			gap
000152D0	00000000	00000000		19848+V10413	DS	XL16			V1 output
000152D8	00000000	00000000							
000152E0	00000000	00000000		19849+	DS	FD			gap
				19850+*					
000152E8				19851+X413	DS	0F			
000152E8	B982 0011			19852+	XGR	R1,R1			
000152EC	4110 8E94		00001094	19853+	LA	R1,V1FUDGE			load v1 fudge
000152F0	E711 0000 0006		00000000	19854+	VL	v1,0(R1)			use v21 to test decoder
000152F6	E310 5010 0014		00000010	19855+	LGF	R1,V2ADDR			load v2 source
000152FC	E721 0000 0006		00000000	19856+	VL	v2,0(R1)			use v22 to test decoder
00015302	E310 5014 0014		00000014	19857+	LGF	R1,V3ADDR			load v3 source
00015308	E731 0000 0006		00000000	19858+	VL	v3,0(R1)			use v23 to test decoder
0001530E	E310 5018 0014		00000018	19859+	LGF	R1,V4ADDR			load v4 source
00015314	E741 0000 0006		00000000	19860+	VL	v4,0(R1)			use v24 to test decoder
0001531A				19863+	DS	0H			E788 VEVAL
0001531A	E7			19864+	DC	X'E7'			- Vector Evaluate
0001531B	12			19865+	DC	X'12'			v1, v2
0001531C	30			19866+	DC	X'30'			v3, reserved
0001531D	C0			19867+	DC	HL1'192'			i5
0001531E	40			19868+	DC	x'40'			v4, RXB
0001531F	88			19869+	DC	X'88'			
00015320	E710 5030 000E		000152D0	19871+	VST	V1,V10413			save v1 output
00015326	07FB			19872+	BR	R11			return
00015328				19873+RE413	DC	0F			xl16 expected result
00015328				19874+	DROP	R5			
00015328	CCCCCCCC	88888888		19875	DC	XL16'	CCCCCCCC	88888888	22222222 55555555' result
00015330	22222222	55555555							
00015338	33333333	55555555		19876	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
00015340	99999999	AAAAAAAA							
00015348	11111111	22222222		19877	DC	XL16'	11111111	22222222	44444444 88888888' v3

LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00015350	44444444	88888888								
00015358	FFFFFFFF	EEEEEEEE		19878	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD	BBBBBBBB' v4
00015360	DDDDDDDD	BBBBBBBB								
				19879						
				19880	VRI_K	VEVAL,	192			
00015368				19881+	DS	0FD				
00015368		00015368		19882+	USING	*,R5				base for test data and test routine
00015368	000153B0			19883+T414	DC	A(X414)				address of test routine
0001536C	019E			19884+	DC	H'414'				test number
0001536E	00			19885+	DC	X'00'				
0001536F	C0			19886+	DC	HL1'192'				i5
00015370	E5C5E5C1	D3404040		19887+	DC	CL8'VEVAL'				instruction name
00015378	00015400			19888+	DC	A(RE414+16)				address of v2 source
0001537C	00015410			19889+	DC	A(RE414+32)				address of v3 source
00015380	00015420			19890+	DC	A(RE414+48)				address of v4 source
00015384	00000010			19891+	DC	A(16)				result length
00015388	000153F0			19892+REA414	DC	A(RE414)				result address
00015390	00000000	00000000		19893+	DS	FD				gap
00015398	00000000	00000000		19894+V10414	DS	XL16				V1 output
000153A0	00000000	00000000								
000153A8	00000000	00000000		19895+	DS	FD				gap
				19896+*						
000153B0				19897+X414	DS	0F				
000153B0	B982	0011		19898+	XGR	R1,R1				
000153B4	4110	8E94	00001094	19899+	LA	R1,V1FUDGE				load v1 fudge
000153B8	E711	0000	0006	19900+	VL	v1,0(R1)				use v21 to test decoder
000153BE	E310	5010	0014	19901+	LGF	R1,V2ADDR				load v2 source
000153C4	E721	0000	0006	19902+	VL	v2,0(R1)				use v22 to test decoder
000153CA	E310	5014	0014	19903+	LGF	R1,V3ADDR				load v3 source
000153D0	E731	0000	0006	19904+	VL	v3,0(R1)				use v23 to test decoder
000153D6	E310	5018	0014	19905+	LGF	R1,V4ADDR				load v4 source
000153DC	E741	0000	0006	19906+	VL	v4,0(R1)				use v24 to test decoder
000153E2				19909+	DS	0H				E788 VEVAL
000153E2	E7			19910+	DC	X'E7'				- Vector Evaluate
000153E3	12			19911+	DC	X'12'				v1, v2
000153E4	30			19912+	DC	X'30'				v3, reserved
000153E5	C0			19913+	DC	HL1'192'				i5
000153E6	40			19914+	DC	x'40'				v4, RXB
000153E7	88			19915+	DC	X'88'				
000153E8	E710	5030	000E	19917+	VST	V1,V10414				save v1 output
000153EE	07FB		00015398	19918+	BR	R11				return
000153F0				19919+RE414	DC	0F				xl16 expected result
000153F0				19920+	DROP	R5				
000153F0	88888888	00000000		19921	DC	XL16'88888888	00000000	00000000	00000000'	result
000153F8	00000000	00000000								
00015400	33333333	55555555		19922	DC	XL16'33333333	55555555	66666666	99999999'	v2
00015408	66666666	99999999								
00015410	77777777	BBBBBBBB		19923	DC	XL16'77777777	BBBBBBBB	DDDDDDDD	EEEEEEEE'	v3
00015418	DDDDDDDD	EEEEEEEE								
00015420	AAAAAAAA	CCCCCCCC		19924	DC	XL16'AAAAAAAA	CCCCCCCC	33333333	55555555'	v4
00015428	33333333	55555555								
				19925						
				19926	*	i5 =	193:	/*	11000	001 +++ */
				19927	VRI_K	VEVAL,	193			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00015430				19928+	DS	0FD			
00015430		00015430		19929+	USING	*,R5		base for test data and test routine	
00015430	00015478			19930+T415	DC	A(X415)		address of test routine	
00015434	019F			19931+	DC	H'415'		test number	
00015436	00			19932+	DC	X'00'			
00015437	C1			19933+	DC	HL1'193'		i5	
00015438	E5C5E5C1 D3404040			19934+	DC	CL8'VEVAL'		instruction name	
00015440	000154C8			19935+	DC	A(RE415+16)		address of v2 source	
00015444	000154D8			19936+	DC	A(RE415+32)		address of v3 source	
00015448	000154E8			19937+	DC	A(RE415+48)		address of v4 source	
0001544C	00000010			19938+	DC	A(16)		result length	
00015450	000154B8			19939+REA415	DC	A(RE415)		result address	
00015458	00000000 00000000			19940+	DS	FD		gap	
00015460	00000000 00000000			19941+V10415	DS	XL16		V1 output	
00015468	00000000 00000000								
00015470	00000000 00000000			19942+	DS	FD		gap	
				19943+*					
00015478				19944+X415	DS	0F			
00015478	B982 0011			19945+	XGR	R1,R1			
0001547C	4110 8E94		00001094	19946+	LA	R1,V1FUDGE		load v1 fudge	
00015480	E711 0000 0006		00000000	19947+	VL	v1,0(R1)		use v21 to test decoder	
00015486	E310 5010 0014		00000010	19948+	LGF	R1,V2ADDR		load v2 source	
0001548C	E721 0000 0006		00000000	19949+	VL	v2,0(R1)		use v22 to test decoder	
00015492	E310 5014 0014		00000014	19950+	LGF	R1,V3ADDR		load v3 source	
00015498	E731 0000 0006		00000000	19951+	VL	v3,0(R1)		use v23 to test decoder	
0001549E	E310 5018 0014		00000018	19952+	LGF	R1,V4ADDR		load v4 source	
000154A4	E741 0000 0006		00000000	19953+	VL	v4,0(R1)		use v24 to test decoder	
000154AA				19956+	DS	0H		E788 VEVAL	
000154AA	E7			19957+	DC	X'E7'		- Vector Evaluate	
000154AB	12			19958+	DC	X'12'		v1, v2	
000154AC	30			19959+	DC	X'30'		v3, reserved	
000154AD	C1			19960+	DC	HL1'193'		i5	
000154AE	40			19961+	DC	x'40'		v4, RXB	
000154AF	88			19962+	DC	X'88'			
000154B0	E710 5030 000E		00015460	19964+	VST	V1,V10415		save v1 output	
000154B6	07FB			19965+	BR	R11		return	
000154B8				19966+RE415	DC	0F		xl16 expected result	
000154B8				19967+	DROP	R5			
000154B8	DDDDDDDD 88888888			19968	DC	XL16'DDDDDDDD 88888888 22222222 DDDDDDDD'		result	
000154C0	22222222 DDDDDDDD								
000154C8	33333333 55555555			19969	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
000154D0	99999999 AAAAAAAA								
000154D8	11111111 22222222			19970	DC	XL16'11111111 22222222 44444444 88888888'		v3	
000154E0	44444444 88888888								
000154E8	FFFFFFFF EEEEEEEE			19971	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
000154F0	DDDDDDDD BBBBBBBB								
				19972					
				19973	VRI_K	VEVAL,193			
000154F8				19974+	DS	0FD			
000154F8		000154F8		19975+	USING	*,R5		base for test data and test routine	
000154F8	00015540			19976+T416	DC	A(X416)		address of test routine	
000154FC	01A0			19977+	DC	H'416'		test number	
000154FE	00			19978+	DC	X'00'			
000154FF	C1			19979+	DC	HL1'193'		i5	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00015500	E5C5E5C1 D3404040			19980+	DC	CL8'VEVAL'	instruction name
00015508	00015590			19981+	DC	A(RE416+16)	address of v2 source
0001550C	000155A0			19982+	DC	A(RE416+32)	address of v3 source
00015510	000155B0			19983+	DC	A(RE416+48)	address of v4 source
00015514	00000010			19984+	DC	A(16)	result length
00015518	00015580			19985+REA416	DC	A(RE416)	result address
00015520	00000000 00000000			19986+	DS	FD	gap
00015528	00000000 00000000			19987+V10416	DS	XL16	V1 output
00015530	00000000 00000000						
00015538	00000000 00000000			19988+	DS	FD	gap
				19989+*			
00015540				19990+X416	DS	0F	
00015540	B982 0011			19991+	XGR	R1, R1	
00015544	4110 8E94		00001094	19992+	LA	R1, V1FUDGE	load v1 fudge
00015548	E711 0000 0006		00000000	19993+	VL	v1, 0(R1)	use v21 to test decoder
0001554E	E310 5010 0014		00000010	19994+	LGF	R1, V2ADDR	load v2 source
00015554	E721 0000 0006		00000000	19995+	VL	v2, 0(R1)	use v22 to test decoder
0001555A	E310 5014 0014		00000014	19996+	LGF	R1, V3ADDR	load v3 source
00015560	E731 0000 0006		00000000	19997+	VL	v3, 0(R1)	use v23 to test decoder
00015566	E310 5018 0014		00000018	19998+	LGF	R1, V4ADDR	load v4 source
0001556C	E741 0000 0006		00000000	19999+	VL	v4, 0(R1)	use v24 to test decoder
00015572				20002+	DS	0H	E788 VEVAL
00015572	E7			20003+	DC	X'E7'	- Vector Evaluate
00015573	12			20004+	DC	X'12'	v1, v2
00015574	30			20005+	DC	X'30'	v3, reserved
00015575	C1			20006+	DC	HL1'193'	i5
00015576	40			20007+	DC	x'40'	v4, RXB
00015577	88			20008+	DC	X'88'	
00015578	E710 5030 000E		00015528	20010+	VST	V1, V10416	save v1 output
0001557E	07FB			20011+	BR	R11	return
00015580				20012+RE416	DC	0F	xl16 expected result
00015580				20013+	DROP	R5	
00015580	AAAAAAAA 00000000			20014	DC	XL16'AAAAAAAA 00000000 00000000 00000000'	result
00015588	00000000 00000000						
00015590	33333333 55555555			20015	DC	XL16'33333333 55555555 66666666 99999999'	v2
00015598	66666666 99999999						
000155A0	77777777 BBBB BBBB			20016	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
000155A8	DDDDDDDD EEEEEEEE						
000155B0	AAAAAAAA CCCCCCCC			20017	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
000155B8	33333333 55555555						
				20018			
				20019 * i5 = 194:	/*	11000 010 +++ */	
				20020	VRI_K	VEVAL, 194	
000155C0				20021+	DS	0FD	
000155C0		000155C0		20022+	USING	*, R5	base for test data and test routine
000155C0	00015608			20023+T417	DC	A(X417)	address of test routine
000155C4	01A1			20024+	DC	H'417'	test number
000155C6	00			20025+	DC	X'00'	
000155C7	C2			20026+	DC	HL1'194'	i5
000155C8	E5C5E5C1 D3404040			20027+	DC	CL8'VEVAL'	instruction name
000155D0	00015658			20028+	DC	A(RE417+16)	address of v2 source
000155D4	00015668			20029+	DC	A(RE417+32)	address of v3 source
000155D8	00015678			20030+	DC	A(RE417+48)	address of v4 source
000155DC	00000010			20031+	DC	A(16)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000155E0	00015648			20032+REA417	DC	A(RE417)		result address	
000155E8	00000000 00000000			20033+	DS	FD		gap	
000155F0	00000000 00000000			20034+V10417	DS	XL16		V1 output	
000155F8	00000000 00000000								
00015600	00000000 00000000			20035+	DS	FD		gap	
				20036+*					
00015608				20037+X417	DS	0F			
00015608	B982 0011			20038+	XGR	R1, R1			
0001560C	4110 8E94		00001094	20039+	LA	R1, V1FUDGE		load v1 fudge	
00015610	E711 0000 0006		00000000	20040+	VL	v1, 0(R1)		use v21 to test decoder	
00015616	E310 5010 0014		00000010	20041+	LGF	R1, V2ADDR		load v2 source	
0001561C	E721 0000 0006		00000000	20042+	VL	v2, 0(R1)		use v22 to test decoder	
00015622	E310 5014 0014		00000014	20043+	LGF	R1, V3ADDR		load v3 source	
00015628	E731 0000 0006		00000000	20044+	VL	v3, 0(R1)		use v23 to test decoder	
0001562E	E310 5018 0014		00000018	20045+	LGF	R1, V4ADDR		load v4 source	
00015634	E741 0000 0006		00000000	20046+	VL	v4, 0(R1)		use v24 to test decoder	
0001563A				20049+	DS	0H		E788 VEVAL	
0001563A	E7			20050+	DC	X'E7'		- Vector Evaluate	
0001563B	12			20051+	DC	X'12'		v1, v2	
0001563C	30			20052+	DC	X'30'		v3, reserved	
0001563D	C2			20053+	DC	HL1'194'		i5	
0001563E	40			20054+	DC	x'40'		v4, RXB	
0001563F	88			20055+	DC	X'88'			
00015640	E710 5030 000E		000155F0	20057+	VST	V1, V10417		save v1 output	
00015646	07FB			20058+	BR	R11		return	
00015648				20059+RE417	DC	0F		xl16 expected result	
00015648				20060+	DROP	R5			
00015648	CCCCCCCC 88888888			20061	DC	XL16'CCCCCCCC 88888888 22222222 55555555'		result	
00015650	22222222 55555555								
00015658	33333333 55555555			20062	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00015660	99999999 AAAAAAAA								
00015668	11111111 22222222			20063	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00015670	44444444 88888888								
00015678	FFFFFFFF EEEEEEEE			20064	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
00015680	DDDDDDDD BBBB BBBB								
				20065					
00015688				20066	VRI_K	VEVAL, 194			
00015688		00015688		20067+	DS	0FD			
00015688	000156D0			20068+	USING	*, R5		base for test data and test routine	
0001568C	01A2			20069+T418	DC	A(X418)		address of test routine	
0001568E	00			20070+	DC	H'418'		test number	
0001568F	C2			20071+	DC	X'00'			
00015690	E5C5E5C1 D3404040			20072+	DC	HL1'194'		i5	
00015698	00015720			20073+	DC	CL8'VEVAL'		instruction name	
0001569C	00015730			20074+	DC	A(RE418+16)		address of v2 source	
000156A0	00015740			20075+	DC	A(RE418+32)		address of v3 source	
000156A4	00000010			20076+	DC	A(RE418+48)		address of v4 source	
000156A8	00015710			20077+	DC	A(16)		result length	
000156B0	00000000 00000000			20078+REA418	DC	A(RE418)		result address	
000156B8	00000000 00000000			20079+	DS	FD		gap	
000156C0	00000000 00000000			20080+V10418	DS	XL16		V1 output	
000156C8	00000000 00000000								
				20081+	DS	FD		gap	
				20082+*					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000156D0				20083+X418	DS	0F			
000156D0	B982 0011			20084+	XGR	R1,R1			
000156D4	4110 8E94		00001094	20085+	LA	R1,V1FUDGE	load v1 fudge		
000156D8	E711 0000 0006		00000000	20086+	VL	v1,0(R1)	use v21 to test decoder		
000156DE	E310 5010 0014		00000010	20087+	LGF	R1,V2ADDR	load v2 source		
000156E4	E721 0000 0006		00000000	20088+	VL	v2,0(R1)	use v22 to test decoder		
000156EA	E310 5014 0014		00000014	20089+	LGF	R1,V3ADDR	load v3 source		
000156F0	E731 0000 0006		00000000	20090+	VL	v3,0(R1)	use v23 to test decoder		
000156F6	E310 5018 0014		00000018	20091+	LGF	R1,V4ADDR	load v4 source		
000156FC	E741 0000 0006		00000000	20092+	VL	v4,0(R1)	use v24 to test decoder		
00015702				20095+	DS	0H	E788 VEVAL		
00015702	E7			20096+	DC	X'E7'	- Vector Evaluate		
00015703	12			20097+	DC	X'12'	v1, v2		
00015704	30			20098+	DC	X'30'	v3, reserved		
00015705	C2			20099+	DC	HL1'194'	i5		
00015706	40			20100+	DC	x'40'	v4, RXB		
00015707	88			20101+	DC	X'88'			
00015708	E710 5030 000E		000156B8	20103+	VST	V1,V10418	save v1 output		
0001570E	07FB			20104+	BR	R11	return		
00015710				20105+RE418	DC	0F	xl16 expected result		
00015710				20106+	DROP	R5			
00015710	99999999 11111111			20107	DC	XL16'99999999 11111111 44444444 88888888'	result		
00015718	44444444 88888888								
00015720	33333333 55555555			20108	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00015728	66666666 99999999								
00015730	77777777 BBBB BBBB			20109	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00015738	DDDD DDDD EEEEEEEE								
00015740	AAAA AAAA CCCCCCCC			20110	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
00015748	33333333 55555555								
				20111					
				20112 * i5 = 195:	/*	11000 011 */			
				20113	VRI_K	VEVAL,195			
00015750				20114+	DS	0FD			
00015750		00015750		20115+	USING	*,R5	base for test data and test routine		
00015750	00015798			20116+T419	DC	A(X419)	address of test routine		
00015754	01A3			20117+	DC	H'419'	test number		
00015756	00			20118+	DC	X'00'			
00015757	C3			20119+	DC	HL1'195'	i5		
00015758	E5C5E5C1 D3404040			20120+	DC	CL8'VEVAL'	instruction name		
00015760	000157E8			20121+	DC	A(RE419+16)	address of v2 source		
00015764	000157F8			20122+	DC	A(RE419+32)	address of v3 source		
00015768	00015808			20123+	DC	A(RE419+48)	address of v4 source		
0001576C	00000010			20124+	DC	A(16)	result length		
00015770	000157D8			20125+REA419	DC	A(RE419)	result address		
00015778	00000000 00000000			20126+	DS	FD	gap		
00015780	00000000 00000000			20127+V10419	DS	XL16	V1 output		
00015788	00000000 00000000								
00015790	00000000 00000000			20128+	DS	FD	gap		
				20129+*					
00015798				20130+X419	DS	0F			
00015798	B982 0011			20131+	XGR	R1,R1			
0001579C	4110 8E94		00001094	20132+	LA	R1,V1FUDGE	load v1 fudge		
000157A0	E711 0000 0006		00000000	20133+	VL	v1,0(R1)	use v21 to test decoder		
000157A6	E310 5010 0014		00000010	20134+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000157AC	E721 0000 0006		00000000	20135+	VL	v2,0(R1)	use v22 to test decoder	
000157B2	E310 5014 0014		00000014	20136+	LGF	R1,V3ADDR	load v3 source	
000157B8	E731 0000 0006		00000000	20137+	VL	v3,0(R1)	use v23 to test decoder	
000157BE	E310 5018 0014		00000018	20138+	LGF	R1,V4ADDR	load v4 source	
000157C4	E741 0000 0006		00000000	20139+	VL	v4,0(R1)	use v24 to test decoder	
000157CA				20142+	DS	0H	E788 VEVAL	
000157CA	E7			20143+	DC	X'E7'	- Vector Evaluate	
000157CB	12			20144+	DC	X'12'	v1, v2	
000157CC	30			20145+	DC	X'30'	v3, reserved	
000157CD	C3			20146+	DC	HL1'195'	i5	
000157CE	40			20147+	DC	x'40'	v4, RXB	
000157CF	88			20148+	DC	X'88'		
000157D0	E710 5030 000E		00015780	20150+	VST	V1,V10419	save v1 output	
000157D6	07FB			20151+	BR	R11	return	
000157D8				20152+RE419	DC	0F	xl16 expected result	
000157D8				20153+	DROP	R5		
000157D8	DDDDDDDD 88888888			20154	DC	XL16'DDDDDDDD 88888888 22222222 DDDDDDDD'	result	
000157E0	22222222 DDDDDDDD							
000157E8	33333333 55555555			20155	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
000157F0	99999999 AAAAAAAA							
000157F8	11111111 22222222			20156	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00015800	44444444 88888888							
00015808	FFFFFFFF EEEEEEEE			20157	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00015810	DDDDDDDD BBBBBBBB							
00015818				20158				
00015818				20159	VRI_K	VEVAL,195		
00015818		00015818		20160+	DS	0FD		
00015818	00015860			20161+	USING	*,R5	base for test data and test routine	
0001581C	01A4			20162+T420	DC	A(X420)	address of test routine	
0001581E	00			20163+	DC	H'420'	test number	
0001581F	C3			20164+	DC	X'00'		
00015820	E5C5E5C1 D3404040			20165+	DC	HL1'195'	i5	
00015828	000158B0			20166+	DC	CL8'VEVAL'	instruction name	
0001582C	000158C0			20167+	DC	A(RE420+16)	address of v2 source	
00015830	000158D0			20168+	DC	A(RE420+32)	address of v3 source	
00015834	00000010			20169+	DC	A(RE420+48)	address of v4 source	
00015838	000158A0			20170+	DC	A(16)	result length	
00015840	00000000 00000000			20171+REA420	DC	A(RE420)	result address	
00015848	00000000 00000000			20172+	DS	FD	gap	
00015850	00000000 00000000			20173+V10420	DS	XL16	V1 output	
00015858	00000000 00000000							
00015860				20174+	DS	FD	gap	
00015860				20175+*				
00015860	B982 0011			20176+X420	DS	0F		
00015864	4110 8E94		00001094	20177+	XGR	R1,R1		
00015868	E711 0000 0006		00000000	20178+	LA	R1,V1FUDGE	load v1 fudge	
0001586E	E310 5010 0014		00000010	20179+	VL	v1,0(R1)	use v21 to test decoder	
00015874	E721 0000 0006		00000000	20180+	LGF	R1,V2ADDR	load v2 source	
0001587A	E310 5014 0014		00000014	20181+	VL	v2,0(R1)	use v22 to test decoder	
00015880	E731 0000 0006		00000014	20182+	LGF	R1,V3ADDR	load v3 source	
00015886	E310 5018 0014		00000018	20183+	VL	v3,0(R1)	use v23 to test decoder	
0001588C	E741 0000 0006		00000000	20184+	LGF	R1,V4ADDR	load v4 source	
				20185+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00015892				20188+	DS	0H	E788 VEVAL
00015892	E7			20189+	DC	X'E7'	- Vector Evaluate
00015893	12			20190+	DC	X'12'	v1, v2
00015894	30			20191+	DC	X'30'	v3, reserved
00015895	C3			20192+	DC	HL1'195'	i5
00015896	40			20193+	DC	x'40'	v4, RXB
00015897	88			20194+	DC	X'88'	
00015898	E710 5030 000E		00015848	20196+	VST	V1,V10420	save v1 output
0001589E	07FB			20197+	BR	R11	return
000158A0				20198+RE420	DC	0F	xl16 expected result
000158A0				20199+	DR0P	R5	
000158A0	BBBBBBBB 11111111			20200	DC	XL16'BBBBBBBB 11111111 44444444 88888888'	result
000158A8	44444444 88888888						
000158B0	33333333 55555555			20201	DC	XL16'33333333 55555555 66666666 99999999'	v2
000158B8	66666666 99999999						
000158C0	77777777 BBBBBBBB			20202	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3
000158C8	DDDDDDDD EEEEEEEE						
000158D0	AAAAAAAA CCCCCCCC			20203	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
000158D8	33333333 55555555						
				20204			
				20205 * i5 = 196:		/* 11000 100 +++ */	
				20206	VRI_K	VEVAL,196	
000158E0				20207+	DS	0FD	
000158E0		000158E0		20208+	USING	*,R5	base for test data and test routine
000158E0	00015928			20209+T421	DC	A(X421)	address of test routine
000158E4	01A5			20210+	DC	H'421'	test number
000158E6	00			20211+	DC	X'00'	
000158E7	C4			20212+	DC	HL1'196'	i5
000158E8	E5C5E5C1 D3404040			20213+	DC	CL8'VEVAL'	instruction name
000158F0	00015978			20214+	DC	A(RE421+16)	address of v2 source
000158F4	00015988			20215+	DC	A(RE421+32)	address of v3 source
000158F8	00015998			20216+	DC	A(RE421+48)	address of v4 source
000158FC	00000010			20217+	DC	A(16)	result length
00015900	00015968			20218+REA421	DC	A(RE421)	result address
00015908	00000000 00000000			20219+	DS	FD	gap
00015910	00000000 00000000			20220+V10421	DS	XL16	V1 output
00015918	00000000 00000000						
00015920	00000000 00000000			20221+	DS	FD	gap
				20222+*			
00015928				20223+X421	DS	0F	
00015928	B982 0011			20224+	XGR	R1,R1	
0001592C	4110 8E94		00001094	20225+	LA	R1,V1FUDGE	load v1 fudge
00015930	E711 0000 0006		00000000	20226+	VL	v1,0(R1)	use v21 to test decoder
00015936	E310 5010 0014		00000010	20227+	LGF	R1,V2ADDR	load v2 source
0001593C	E721 0000 0006		00000000	20228+	VL	v2,0(R1)	use v22 to test decoder
00015942	E310 5014 0014		00000014	20229+	LGF	R1,V3ADDR	load v3 source
00015948	E731 0000 0006		00000000	20230+	VL	v3,0(R1)	use v23 to test decoder
0001594E	E310 5018 0014		00000018	20231+	LGF	R1,V4ADDR	load v4 source
00015954	E741 0000 0006		00000000	20232+	VL	v4,0(R1)	use v24 to test decoder
0001595A				20235+	DS	0H	E788 VEVAL
0001595A	E7			20236+	DC	X'E7'	- Vector Evaluate
0001595B	12			20237+	DC	X'12'	v1, v2
0001595C	30			20238+	DC	X'30'	v3, reserved
0001595D	C4			20239+	DC	HL1'196'	i5

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001595E	40			20240+	DC	x'40'	v4, RXB	
0001595F	88			20241+	DC	X'88'		
00015960	E710 5030 000E		00015910	20243+	VST	V1,V10421	save v1 output	
00015966	07FB			20244+	BR	R11	return	
00015968				20245+RE421	DC	0F	xl16 expected result	
00015968				20246+	DROP	R5		
00015968	EEEEEEEE CCCCCCCC			20247	DC	XL16'EEEEEEEE CCCCCCCC BBBBBBBB 77777777'	result	
00015970	BBBBBBBB 77777777							
00015978	33333333 55555555			20248	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00015980	99999999 AAAAAAAA							
00015988	11111111 22222222			20249	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00015990	44444444 88888888							
00015998	FFFFFFFF EEEEEEEE			20250	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
000159A0	DDDDDDDD BBBBBBBB							
				20251				
				20252	VRI_K	VEVAL,196		
000159A8				20253+	DS	0FD		
000159A8		000159A8		20254+	USING	*,R5	base for test data and test routine	
000159A8	000159F0			20255+T422	DC	A(X422)	address of test routine	
000159AC	01A6			20256+	DC	H'422'	test number	
000159AE	00			20257+	DC	X'00'		
000159AF	C4			20258+	DC	HL1'196'	i5	
000159B0	E5C5E5C1 D3404040			20259+	DC	CL8'VEVAL'	instruction name	
000159B8	00015A40			20260+	DC	A(RE422+16)	address of v2 source	
000159BC	00015A50			20261+	DC	A(RE422+32)	address of v3 source	
000159C0	00015A60			20262+	DC	A(RE422+48)	address of v4 source	
000159C4	00000010			20263+	DC	A(16)	result length	
000159C8	00015A30			20264+REA422	DC	A(RE422)	result address	
000159D0	00000000 00000000			20265+	DS	FD	gap	
000159D8	00000000 00000000			20266+V10422	DS	XL16	V1 output	
000159E0	00000000 00000000							
000159E8	00000000 00000000			20267+	DS	FD	gap	
				20268+*				
000159F0				20269+X422	DS	0F		
000159F0	B982 0011			20270+	XGR	R1,R1		
000159F4	4110 8E94		00001094	20271+	LA	R1,V1FUDGE	load v1 fudge	
000159F8	E711 0000 0006		00000000	20272+	VL	v1,0(R1)	use v21 to test decoder	
000159FE	E310 5010 0014		00000010	20273+	LGF	R1,V2ADDR	load v2 source	
00015A04	E721 0000 0006		00000000	20274+	VL	v2,0(R1)	use v22 to test decoder	
00015A0A	E310 5014 0014		00000014	20275+	LGF	R1,V3ADDR	load v3 source	
00015A10	E731 0000 0006		00000000	20276+	VL	v3,0(R1)	use v23 to test decoder	
00015A16	E310 5018 0014		00000018	20277+	LGF	R1,V4ADDR	load v4 source	
00015A1C	E741 0000 0006		00000000	20278+	VL	v4,0(R1)	use v24 to test decoder	
00015A22				20281+	DS	0H	E788 VEVAL	
00015A22	E7			20282+	DC	X'E7'	- Vector Evaluate	
00015A23	12			20283+	DC	X'12'	v1, v2	
00015A24	30			20284+	DC	X'30'	v3, reserved	
00015A25	C4			20285+	DC	HL1'196'	i5	
00015A26	40			20286+	DC	x'40'	v4, RXB	
00015A27	88			20287+	DC	X'88'		
00015A28	E710 5030 000E		000159D8	20289+	VST	V1,V10422	save v1 output	
00015A2E	07FB			20290+	BR	R11	return	
00015A30				20291+RE422	DC	0F	xl16 expected result	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00015B18	11111111	22222222		20342	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00015B20	44444444	88888888							
00015B28	FFFFFFFF	EEEEEEEE		20343	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00015B30	DDDDDDDD	BBBBBBBB							
				20344					
00015B38				20345	VRI_K	VEVAL, 197			
00015B38			00015B38	20346+	DS	0FD			
00015B38	00015B80			20347+	USING	*, R5	base for test data and test routine		
00015B3C	01A8			20348+T424	DC	A(X424)	address of test routine		
00015B3E	00			20349+	DC	H'424'	test number		
00015B3F	C5			20350+	DC	X'00'			
00015B40	E5C5E5C1	D3404040		20351+	DC	HL1'197'	i5		
00015B48	00015BD0			20352+	DC	CL8'VEVAL'	instruction name		
00015B4C	00015BE0			20353+	DC	A(RE424+16)	address of v2 source		
00015B50	00015BF0			20354+	DC	A(RE424+32)	address of v3 source		
00015B54	00000010			20355+	DC	A(RE424+48)	address of v4 source		
00015B58	00015BC0			20356+	DC	A(16)	result length		
00015B60	00000000	00000000		20357+REA424	DC	A(RE424)	result address		
00015B68	00000000	00000000		20358+	DS	FD	gap		
00015B70	00000000	00000000		20359+V10424	DS	XL16	V1 output		
00015B78	00000000	00000000							
				20360+	DS	FD	gap		
				20361+*					
00015B80				20362+X424	DS	0F			
00015B80	B982 0011			20363+	XGR	R1, R1			
00015B84	4110 8E94		00001094	20364+	LA	R1, V1FUDGE	load v1 fudge		
00015B88	E711 0000 0006		00000000	20365+	VL	v1, 0(R1)	use v21 to test decoder		
00015B8E	E310 5010 0014		00000010	20366+	LGF	R1, V2ADDR	load v2 source		
00015B94	E721 0000 0006		00000000	20367+	VL	v2, 0(R1)	use v22 to test decoder		
00015B9A	E310 5014 0014		00000014	20368+	LGF	R1, V3ADDR	load v3 source		
00015BA0	E731 0000 0006		00000000	20369+	VL	v3, 0(R1)	use v23 to test decoder		
00015BA6	E310 5018 0014		00000018	20370+	LGF	R1, V4ADDR	load v4 source		
00015BAC	E741 0000 0006		00000000	20371+	VL	v4, 0(R1)	use v24 to test decoder		
00015BB2				20374+	DS	0H	E788 VEVAL		
00015BB2	E7			20375+	DC	X'E7'	- Vector Evaluate		
00015BB3	12			20376+	DC	X'12'	v1, v2		
00015BB4	30			20377+	DC	X'30'	v3, reserved		
00015BB5	C5			20378+	DC	HL1'197'	i5		
00015BB6	40			20379+	DC	x'40'	v4, RXB		
00015BB7	88			20380+	DC	X'88'			
00015BB8	E710 5030 000E		00015B68	20382+	VST	V1, V10424	save v1 output		
00015BBE	07FB			20383+	BR	R11	return		
00015BC0				20384+RE424	DC	0F	xl16 expected result		
00015BC0	AAAAAAAA	44444444		20385+	DROP	R5			
00015BC8	22222222	11111111		20386	DC	XL16'	AAAAAAAA 44444444 22222222 11111111'	result	
00015BD0	33333333	55555555							
00015BD8	66666666	99999999		20387	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00015BE0	77777777	BBBBBBBB							
00015BE8	DDDDDDDD	EEEEEEEE		20388	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00015BF0	AAAAAAAA	CCCCCCCC							
00015BF8	33333333	55555555		20389	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
				20390					
				20391	*	i5 = 198:	/* 11000 110 +++ */		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00015C00				20392	VRI_K	VEVAL, 198			
00015C00				20393+	DS	0FD			
00015C00		00015C00		20394+	USING	*, R5		base for test data and test routine	
00015C00	00015C48			20395+T425	DC	A(X425)		address of test routine	
00015C04	01A9			20396+	DC	H'425'		test number	
00015C06	00			20397+	DC	X'00'			
00015C07	C6			20398+	DC	HL1'198'		i5	
00015C08	E5C5E5C1 D3404040			20399+	DC	CL8'VEVAL'		instruction name	
00015C10	00015C98			20400+	DC	A(RE425+16)		address of v2 source	
00015C14	00015CA8			20401+	DC	A(RE425+32)		address of v3 source	
00015C18	00015CB8			20402+	DC	A(RE425+48)		address of v4 source	
00015C1C	00000010			20403+	DC	A(16)		result length	
00015C20	00015C88			20404+REA425	DC	A(RE425)		result address	
00015C28	00000000 00000000			20405+	DS	FD		gap	
00015C30	00000000 00000000			20406+V10425	DS	XL16		V1 output	
00015C38	00000000 00000000								
00015C40	00000000 00000000			20407+	DS	FD		gap	
00015C48				20408+*					
00015C48	B982 0011			20409+X425	DS	0F			
00015C4C	4110 8E94		00001094	20410+	XGR	R1, R1			
00015C50	E711 0000 0006		00000000	20411+	LA	R1, V1FUDGE		load v1 fudge	
00015C56	E310 5010 0014		00000010	20412+	VL	v1, 0(R1)		use v21 to test decoder	
00015C5C	E721 0000 0006		00000000	20413+	LGF	R1, V2ADDR		load v2 source	
00015C62	E310 5014 0014		00000014	20414+	VL	v2, 0(R1)		use v22 to test decoder	
00015C68	E731 0000 0006		00000000	20415+	LGF	R1, V3ADDR		load v3 source	
00015C6E	E310 5018 0014		00000018	20416+	VL	v3, 0(R1)		use v23 to test decoder	
00015C74	E741 0000 0006		00000000	20417+	LGF	R1, V4ADDR		load v4 source	
00015C7A				20418+	VL	v4, 0(R1)		use v24 to test decoder	
00015C7A	E7			20421+	DS	0H		E788 VEVAL	
00015C7B	12			20422+	DC	X'E7'		- Vector Evaluate	
00015C7C	30			20423+	DC	X'12'		v1, v2	
00015C7D	C6			20424+	DC	X'30'		v3, reserved	
00015C7E	40			20425+	DC	HL1'198'		i5	
00015C7F	88			20426+	DC	x'40'		v4, RXB	
00015C7F				20427+	DC	X'88'			
00015C80	E710 5030 000E		00015C30	20429+	VST	V1, V10425		save v1 output	
00015C86	07FB			20430+	BR	R11		return	
00015C88				20431+RE425	DC	0F		xl16 expected result	
00015C88				20432+	DROP	R5			
00015C88	EEEEEEEE CCCCCCCC			20433	DC	XL16'EEEEEEEE CCCCCCCC BBBBBBBB 77777777'		result	
00015C90	BBBBBBBB 77777777								
00015C98	33333333 55555555			20434	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00015CA0	99999999 AAAAAAAA								
00015CA8	11111111 22222222			20435	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00015CB0	44444444 88888888								
00015CB8	FFFFFFFF EEEEEEEE			20436	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00015CC0	DDDDDDDD BBBBBBBB								
00015CC8				20437					
00015CC8				20438	VRI_K	VEVAL, 198			
00015CC8		00015CC8		20439+	DS	0FD			
00015CC8	00015D10			20440+	USING	*, R5		base for test data and test routine	
00015CCC	01AA			20441+T426	DC	A(X426)		address of test routine	
00015CCE	00			20442+	DC	H'426'		test number	
00015CCE				20443+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00015CCF	C6			20444+	DC	HL1'198'	i5		
00015CD0	E5C5E5C1 D3404040			20445+	DC	CL8'VEVAL'	instruction name		
00015CD8	00015D60			20446+	DC	A(RE426+16)	address of v2 source		
00015CDC	00015D70			20447+	DC	A(RE426+32)	address of v3 source		
00015CE0	00015D80			20448+	DC	A(RE426+48)	address of v4 source		
00015CE4	00000010			20449+	DC	A(16)	result length		
00015CE8	00015D50			20450+REA426	DC	A(RE426)	result address		
00015CF0	00000000 00000000			20451+	DS	FD	gap		
00015CF8	00000000 00000000			20452+V10426	DS	XL16	V1 output		
00015D00	00000000 00000000								
00015D08	00000000 00000000			20453+	DS	FD	gap		
				20454+*					
00015D10				20455+X426	DS	0F			
00015D10	B982 0011			20456+	XGR	R1, R1			
00015D14	4110 8E94		00001094	20457+	LA	R1, V1FUDGE	load v1 fudge		
00015D18	E711 0000 0006		00000000	20458+	VL	v1, 0(R1)	use v21 to test decoder		
00015D1E	E310 5010 0014		00000010	20459+	LGF	R1, V2ADDR	load v2 source		
00015D24	E721 0000 0006		00000000	20460+	VL	v2, 0(R1)	use v22 to test decoder		
00015D2A	E310 5014 0014		00000014	20461+	LGF	R1, V3ADDR	load v3 source		
00015D30	E731 0000 0006		00000000	20462+	VL	v3, 0(R1)	use v23 to test decoder		
00015D36	E310 5018 0014		00000018	20463+	LGF	R1, V4ADDR	load v4 source		
00015D3C	E741 0000 0006		00000000	20464+	VL	v4, 0(R1)	use v24 to test decoder		
00015D42				20467+	DS	0H	E788 VEVAL		
00015D42	E7			20468+	DC	X'E7'	- Vector Evaluate		
00015D43	12			20469+	DC	X'12'	v1, v2		
00015D44	30			20470+	DC	X'30'	v3, reserved		
00015D45	C6			20471+	DC	HL1'198'	i5		
00015D46	40			20472+	DC	x'40'	v4, RXB		
00015D47	88			20473+	DC	X'88'			
00015D48	E710 5030 000E		00015CF8	20475+	VST	V1, V10426	save v1 output		
00015D4E	07FB			20476+	BR	R11	return		
00015D50				20477+RE426	DC	0F	xl16 expected result		
00015D50				20478+	DR0P	R5			
00015D50	99999999 55555555			20479	DC	XL16'99999999 55555555 66666666 99999999'	result		
00015D58	66666666 99999999								
00015D60	33333333 55555555			20480	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00015D68	66666666 99999999								
00015D70	77777777 BBBB BBBB			20481	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00015D78	DDDDDDDD EEEEEEEE								
00015D80	AAAAAAAA CCCCCCCC			20482	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00015D88	33333333 55555555								
				20483					
				20484 * i5 = 199:		/* 11000 111 +++ */			
				20485	VRI_K	VEVAL, 199			
00015D90				20486+	DS	0FD			
00015D90		00015D90		20487+	USING	*, R5	base for test data and test routine		
00015D90	00015DD8			20488+T427	DC	A(X427)	address of test routine		
00015D94	01AB			20489+	DC	H'427'	test number		
00015D96	00			20490+	DC	X'00'			
00015D97	C7			20491+	DC	HL1'199'	i5		
00015D98	E5C5E5C1 D3404040			20492+	DC	CL8'VEVAL'	instruction name		
00015DA0	00015E28			20493+	DC	A(RE427+16)	address of v2 source		
00015DA4	00015E38			20494+	DC	A(RE427+32)	address of v3 source		
00015DA8	00015E48			20495+	DC	A(RE427+48)	address of v4 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00015DAC	00000010			20496+	DC	A(16)	result length
00015DB0	00015E18			20497+REA427	DC	A(RE427)	result address
00015DB8	00000000 00000000			20498+	DS	FD	gap
00015DC0	00000000 00000000			20499+V10427	DS	XL16	V1 output
00015DC8	00000000 00000000						
00015DD0	00000000 00000000			20500+	DS	FD	gap
				20501+*			
00015DD8				20502+X427	DS	0F	
00015DD8	B982 0011			20503+	XGR	R1,R1	
00015DDC	4110 8E94		00001094	20504+	LA	R1,V1FUDGE	load v1 fudge
00015DE0	E711 0000 0006		00000000	20505+	VL	v1,0(R1)	use v21 to test decoder
00015DE6	E310 5010 0014		00000010	20506+	LGF	R1,V2ADDR	load v2 source
00015DEC	E721 0000 0006		00000000	20507+	VL	v2,0(R1)	use v22 to test decoder
00015DF2	E310 5014 0014		00000014	20508+	LGF	R1,V3ADDR	load v3 source
00015DF8	E731 0000 0006		00000000	20509+	VL	v3,0(R1)	use v23 to test decoder
00015DFE	E310 5018 0014		00000018	20510+	LGF	R1,V4ADDR	load v4 source
00015E04	E741 0000 0006		00000000	20511+	VL	v4,0(R1)	use v24 to test decoder
00015E0A				20514+	DS	0H	E788 VEVAL
00015E0A	E7			20515+	DC	X'E7'	- Vector Evaluate
00015E0B	12			20516+	DC	X'12'	v1, v2
00015E0C	30			20517+	DC	X'30'	v3, reserved
00015E0D	C7			20518+	DC	HL1'199'	i5
00015E0E	40			20519+	DC	x'40'	v4, RXB
00015E0F	88			20520+	DC	X'88'	
00015E10	E710 5030 000E		00015DC0	20522+	VST	V1,V10427	save v1 output
00015E16	07FB			20523+	BR	R11	return
00015E18				20524+RE427	DC	0F	xl16 expected result
00015E18				20525+	DR0P	R5	
00015E18	FFFFFFFF CCCCCCCC			20526	DC	XL16'FFFFFFFF CCCCCCCC BBBBBBBBBB FFFFFFFFFF'	result
00015E20	BBBBBBBBB FFFFFFFFFF						
00015E28	33333333 55555555			20527	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00015E30	99999999 AAAAAAAA						
00015E38	11111111 22222222			20528	DC	XL16'11111111 22222222 44444444 88888888'	v3
00015E40	44444444 88888888						
00015E48	FFFFFFFF EEEEEEEE			20529	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBBB'	v4
00015E50	DDDDDDDD BBBBBBBBB						
				20530			
				20531	VRI_K	VEVAL,199	
00015E58				20532+	DS	0FD	
00015E58		00015E58		20533+	USING	*,R5	base for test data and test routine
00015E58	00015EA0			20534+T428	DC	A(X428)	address of test routine
00015E5C	01AC			20535+	DC	H'428'	test number
00015E5E	00			20536+	DC	X'00'	
00015E5F	C7			20537+	DC	HL1'199'	i5
00015E60	E5C5E5C1 D3404040			20538+	DC	CL8'VEVAL'	instruction name
00015E68	00015EF0			20539+	DC	A(RE428+16)	address of v2 source
00015E6C	00015F00			20540+	DC	A(RE428+32)	address of v3 source
00015E70	00015F10			20541+	DC	A(RE428+48)	address of v4 source
00015E74	00000010			20542+	DC	A(16)	result length
00015E78	00015EE0			20543+REA428	DC	A(RE428)	result address
00015E80	00000000 00000000			20544+	DS	FD	gap
00015E88	00000000 00000000			20545+V10428	DS	XL16	V1 output
00015E90	00000000 00000000						
00015E98	00000000 00000000			20546+	DS	FD	gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				20547+*					
00015EA0				20548+X428	DS	0F			
00015EA0	B982 0011			20549+	XGR	R1,R1			
00015EA4	4110 8E94		00001094	20550+	LA	R1,V1FUDGE	load v1 fudge		
00015EA8	E711 0000 0006		00000000	20551+	VL	v1,0(R1)	use v21 to test decoder		
00015EAE	E310 5010 0014		00000010	20552+	LGF	R1,V2ADDR	load v2 source		
00015EB4	E721 0000 0006		00000000	20553+	VL	v2,0(R1)	use v22 to test decoder		
00015EBA	E310 5014 0014		00000014	20554+	LGF	R1,V3ADDR	load v3 source		
00015EC0	E731 0000 0006		00000000	20555+	VL	v3,0(R1)	use v23 to test decoder		
00015EC6	E310 5018 0014		00000018	20556+	LGF	R1,V4ADDR	load v4 source		
00015ECC	E741 0000 0006		00000000	20557+	VL	v4,0(R1)	use v24 to test decoder		
00015ED2				20560+	DS	0H	E788 VEVAL		
00015ED2	E7			20561+	DC	X'E7'	- Vector Evaluate		
00015ED3	12			20562+	DC	X'12'	v1, v2		
00015ED4	30			20563+	DC	X'30'	v3, reserved		
00015ED5	C7			20564+	DC	HL1'199'	i5		
00015ED6	40			20565+	DC	x'40'	v4, RXB		
00015ED7	88			20566+	DC	X'88'			
00015ED8	E710 5030 000E		00015E88	20568+	VST	V1,V10428	save v1 output		
00015EDE	07FB			20569+	BR	R11	return		
00015EE0				20570+RE428	DC	0F	xl16 expected result		
00015EE0				20571+	DR0P	R5			
00015EE0	BBBBBBBB 55555555			20572	DC	XL16'BBBBBBBB 55555555 66666666 99999999'	result		
00015EE8	66666666 99999999								
00015EF0	33333333 55555555			20573	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00015EF8	66666666 99999999								
00015F00	77777777 BBBBBBBB			20574	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
00015F08	DDDDDDDD EEEEEEEE								
00015F10	AAAAAAAA CCCCCCCC			20575	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00015F18	33333333 55555555								
				20576					
				20577					
				20578 * Row 25					
				20579 * i5 = 200:	/*	11001 000 +++ */			
00015F20				20580	VRI_K	VEVAL,200			
00015F20		00015F20		20581+	DS	0FD			
00015F20	00015F68			20582+	USING	*,R5	base for test data and test routine		
00015F24	01AD			20583+T429	DC	A(X429)	address of test routine		
00015F26	00			20584+	DC	H'429'	test number		
00015F26	00			20585+	DC	X'00'			
00015F27	C8			20586+	DC	HL1'200'	i5		
00015F28	E5C5E5C1 D3404040			20587+	DC	CL8'VEVAL'	instruction name		
00015F30	00015FB8			20588+	DC	A(RE429+16)	address of v2 source		
00015F34	00015FC8			20589+	DC	A(RE429+32)	address of v3 source		
00015F38	00015FD8			20590+	DC	A(RE429+48)	address of v4 source		
00015F3C	00000010			20591+	DC	A(16)	result length		
00015F40	00015FA8			20592+REA429	DC	A(RE429)	result address		
00015F48	00000000 00000000			20593+	DS	FD	gap		
00015F50	00000000 00000000			20594+V10429	DS	XL16	V1 output		
00015F58	00000000 00000000								
00015F60	00000000 00000000			20595+	DS	FD	gap		
				20596+*					
00015F68				20597+X429	DS	0F			
00015F68	B982 0011			20598+	XGR	R1,R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00015F6C	4110 8E94		00001094	20599+	LA	R1,V1FUDGE	load v1 fudge		
00015F70	E711 0000 0006		00000000	20600+	VL	v1,0(R1)	use v21 to test decoder		
00015F76	E310 5010 0014		00000010	20601+	LGF	R1,V2ADDR	load v2 source		
00015F7C	E721 0000 0006		00000000	20602+	VL	v2,0(R1)	use v22 to test decoder		
00015F82	E310 5014 0014		00000014	20603+	LGF	R1,V3ADDR	load v3 source		
00015F88	E731 0000 0006		00000000	20604+	VL	v3,0(R1)	use v23 to test decoder		
00015F8E	E310 5018 0014		00000018	20605+	LGF	R1,V4ADDR	load v4 source		
00015F94	E741 0000 0006		00000000	20606+	VL	v4,0(R1)	use v24 to test decoder		
00015F9A				20609+	DS	0H	E788 VEVAL		
00015F9A	E7			20610+	DC	X'E7'	- Vector Evaluate		
00015F9B	12			20611+	DC	X'12'	v1, v2		
00015F9C	30			20612+	DC	X'30'	v3, reserved		
00015F9D	C8			20613+	DC	HL1'200'	i5		
00015F9E	40			20614+	DC	x'40'	v4, RXB		
00015F9F	88			20615+	DC	X'88'			
00015FA0	E710 5030 000E		00015F50	20617+	VST	V1,V10429	save v1 output		
00015FA6	07FB			20618+	BR	R11	return		
00015FA8				20619+RE429	DC	0F	xl16 expected result		
00015FA8				20620+	DR0P	R5			
00015FA8	CCCCCCCC 99999999			20621	DC	XL16'CCCCCCCC 99999999 22222222 55555555'	result		
00015FB0	22222222 55555555								
00015FB8	33333333 55555555			20622	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00015FC0	99999999 AAAAAAAA								
00015FC8	11111111 22222222			20623	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00015FD0	44444444 88888888								
00015FD8	FFFFFFFF EEEEEEEE			20624	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00015FE0	DDDDDDDD BBBB BBBB								
00015FE8				20625					
00015FE8				20626	VRI_K	VEVAL,200			
00015FE8		00015FE8		20627+	DS	0FD			
00015FE8	00016030			20628+	USING	*,R5	base for test data and test routine		
00015FEC	01AE			20629+T430	DC	A(X430)	address of test routine		
00015FEE	00			20630+	DC	H'430'	test number		
00015FEF	C8			20631+	DC	X'00'			
00015FF0	E5C5E5C1 D3404040			20632+	DC	HL1'200'	i5		
00015FF8	00016080			20633+	DC	CL8'VEVAL'	instruction name		
00015FFC	00016090			20634+	DC	A(RE430+16)	address of v2 source		
00016000	000160A0			20635+	DC	A(RE430+32)	address of v3 source		
00016004	00000010			20636+	DC	A(RE430+48)	address of v4 source		
00016008	00016070			20637+	DC	A(16)	result length		
00016010	00000000 00000000			20638+REA430	DC	A(RE430)	result address		
00016018	00000000 00000000			20639+	DS	FD	gap		
00016020	00000000 00000000			20640+V10430	DS	XL16	V1 output		
00016028	00000000 00000000								
00016030				20641+	DS	FD	gap		
00016030				20642+*					
00016030	B982 0011			20643+X430	DS	0F			
00016034	4110 8E94		00001094	20644+	XGR	R1,R1			
00016038	E711 0000 0006		00000000	20645+	LA	R1,V1FUDGE	load v1 fudge		
0001603E	E310 5010 0014		00000010	20646+	VL	v1,0(R1)	use v21 to test decoder		
00016044	E721 0000 0006		00000000	20647+	LGF	R1,V2ADDR	load v2 source		
0001604A	E310 5014 0014		00000014	20648+	VL	v2,0(R1)	use v22 to test decoder		
00016050	E731 0000 0006		00000000	20649+	LGF	R1,V3ADDR	load v3 source		
				20650+	VL	v3,0(R1)	use v23 to test decoder		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00016056	E310 5018 0014		00000018	20651+	LGF	R1,V4ADDR	load v4 source	
0001605C	E741 0000 0006		00000000	20652+	VL	v4,0(R1)	use v24 to test decoder	
00016062				20655+	DS	0H	E788 VEVAL	
00016062	E7			20656+	DC	X'E7'	- Vector Evaluate	
00016063	12			20657+	DC	X'12'	v1, v2	
00016064	30			20658+	DC	X'30'	v3, reserved	
00016065	C8			20659+	DC	HL1'200'	i5	
00016066	40			20660+	DC	x'40'	v4, RXB	
00016067	88			20661+	DC	X'88'		
00016068	E710 5030 000E		00016018	20663+	VST	V1,V10430	save v1 output	
0001606E	07FB			20664+	BR	R11	return	
00016070				20665+RE430	DC	0F	xl16 expected result	
00016070				20666+	DROP	R5		
00016070	88888888 00000000			20667	DC	XL16'88888888 00000000 00000000 00000000'	result	
00016078	00000000 00000000							
00016080	33333333 55555555			20668	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00016088	66666666 99999999							
00016090	77777777 BBBB BBBB			20669	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00016098	DDDD DDDD EEEEEEEE							
000160A0	AAAA AAAA CCCCCCCC			20670	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4	
000160A8	33333333 55555555							
000160B0				20671				
000160B0				20672 * i5 = 201:		/* 11001 001 +++ */		
000160B0				20673	VRI_K	VEVAL,201		
000160B0	000160F8	000160B0		20674+	DS	0FD		
000160B4	01AF			20675+	USING	*,R5	base for test data and test routine	
000160B6	00			20676+T431	DC	A(X431)	address of test routine	
000160B7	C9			20677+	DC	H'431'	test number	
000160B8	E5C5E5C1 D3404040			20678+	DC	X'00'		
000160C0	00016148			20679+	DC	HL1'201'	i5	
000160C4	00016158			20680+	DC	CL8'VEVAL'	instruction name	
000160C8	00016168			20681+	DC	A(RE431+16)	address of v2 source	
000160CC	00000010			20682+	DC	A(RE431+32)	address of v3 source	
000160D0	00016138			20683+	DC	A(RE431+48)	address of v4 source	
000160D8	00000000 00000000			20684+	DC	A(16)	result length	
000160E0	00000000 00000000			20685+REA431	DC	A(RE431)	result address	
000160E8	00000000 00000000			20686+	DS	FD	gap	
000160F0	00000000 00000000			20687+V10431	DS	XL16	V1 output	
000160F8				20688+	DS	FD	gap	
000160F8	B982 0011			20689+*				
000160FC	4110 8E94			20690+X431	DS	0F		
00016100	E711 0000 0006		00001094	20691+	XGR	R1,R1		
00016106	E310 5010 0014		00000000	20692+	LA	R1,V1FUDGE	load v1 fudge	
0001610C	E721 0000 0006		00000010	20693+	VL	v1,0(R1)	use v21 to test decoder	
00016112	E310 5014 0014		00000014	20694+	LGF	R1,V2ADDR	load v2 source	
00016118	E731 0000 0006		00000000	20695+	VL	v2,0(R1)	use v22 to test decoder	
0001611E	E310 5018 0014		00000018	20696+	LGF	R1,V3ADDR	load v3 source	
00016124	E741 0000 0006		00000000	20697+	VL	v3,0(R1)	use v23 to test decoder	
0001612A				20698+	LGF	R1,V4ADDR	load v4 source	
0001612A	E7			20699+	VL	v4,0(R1)	use v24 to test decoder	
0001612A				20702+	DS	0H	E788 VEVAL	
0001612A				20703+	DC	X'E7'	- Vector Evaluate	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001612B	12			20704+	DC	X'12'	v1, v2	
0001612C	30			20705+	DC	X'30'	v3, reserved	
0001612D	C9			20706+	DC	HL1'201'	i5	
0001612E	40			20707+	DC	x'40'	v4, RXB	
0001612F	88			20708+	DC	X'88'		
00016130	E710 5030 000E		000160E0	20710+	VST	V1,V10431	save v1 output	
00016136	07FB			20711+	BR	R11	return	
00016138				20712+RE431	DC	0F	xl16 expected result	
00016138				20713+	DR0P	R5		
00016138	DDDDDDDD 99999999			20714	DC	XL16'DDDDDDDD 99999999 22222222 DDDDDDDD'	result	
00016140	22222222 DDDDDDDD							
00016148	33333333 55555555			20715	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00016150	99999999 AAAAAAAA							
00016158	11111111 22222222			20716	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00016160	44444444 88888888							
00016168	FFFFFFFF EEEEEEEE			20717	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00016170	DDDDDDDD BBBBBBBB							
				20718				
				20719	VRI_K	VEVAL, 201		
00016178				20720+	DS	0FD		
00016178		00016178		20721+	USING	*, R5	base for test data and test routine	
00016178	000161C0			20722+T432	DC	A(X432)	address of test routine	
0001617C	01B0			20723+	DC	H'432'	test number	
0001617E	00			20724+	DC	X'00'		
0001617F	C9			20725+	DC	HL1'201'	i5	
00016180	E5C5E5C1 D3404040			20726+	DC	CL8'VEVAL'	instruction name	
00016188	00016210			20727+	DC	A(RE432+16)	address of v2 source	
0001618C	00016220			20728+	DC	A(RE432+32)	address of v3 source	
00016190	00016230			20729+	DC	A(RE432+48)	address of v4 source	
00016194	00000010			20730+	DC	A(16)	result length	
00016198	00016200			20731+REA432	DC	A(RE432)	result address	
000161A0	00000000 00000000			20732+	DS	FD	gap	
000161A8	00000000 00000000			20733+V10432	DS	XL16	V1 output	
000161B0	00000000 00000000							
000161B8	00000000 00000000			20734+	DS	FD	gap	
				20735+*				
000161C0				20736+X432	DS	0F		
000161C0	B982 0011			20737+	XGR	R1, R1		
000161C4	4110 8E94		00001094	20738+	LA	R1, V1FUDGE	load v1 fudge	
000161C8	E711 0000 0006		00000000	20739+	VL	v1, 0(R1)	use v21 to test decoder	
000161CE	E310 5010 0014		00000010	20740+	LGF	R1, V2ADDR	load v2 source	
000161D4	E721 0000 0006		00000000	20741+	VL	v2, 0(R1)	use v22 to test decoder	
000161DA	E310 5014 0014		00000014	20742+	LGF	R1, V3ADDR	load v3 source	
000161E0	E731 0000 0006		00000000	20743+	VL	v3, 0(R1)	use v23 to test decoder	
000161E6	E310 5018 0014		00000018	20744+	LGF	R1, V4ADDR	load v4 source	
000161EC	E741 0000 0006		00000000	20745+	VL	v4, 0(R1)	use v24 to test decoder	
000161F2				20748+	DS	0H	E788 VEVAL	
000161F2	E7			20749+	DC	X'E7'	- Vector Evaluate	
000161F3	12			20750+	DC	X'12'	v1, v2	
000161F4	30			20751+	DC	X'30'	v3, reserved	
000161F5	C9			20752+	DC	HL1'201'	i5	
000161F6	40			20753+	DC	x'40'	v4, RXB	
000161F7	88			20754+	DC	X'88'		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000161F8	E710 5030 000E		000161A8	20756+	VST	V1,V10432	save v1 output	
000161FE	07FB			20757+	BR	R11	return	
00016200				20758+RE432	DC	0F	xl16 expected result	
00016200				20759+	DROP	R5		
00016200	AAAAAAAA 00000000			20760	DC	XL16'AAAAAAAA 00000000 00000000 00000000'	result	
00016208	00000000 00000000							
00016210	33333333 55555555			20761	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00016218	66666666 99999999							
00016220	77777777 BBBB BBBB			20762	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00016228	DDDDDDDD EEEEEEEE							
00016230	AAAAAAAA CCCCCCCC			20763	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00016238	33333333 55555555							
				20764				
				20765 * i5 = 202:	/*	11001 010 +++ */		
				20766	VRI_K	VEVAL,202		
00016240				20767+	DS	0FD		
00016240		00016240		20768+	USING	*,R5	base for test data and test routine	
00016240	00016288			20769+T433	DC	A(X433)	address of test routine	
00016244	01B1			20770+	DC	H'433'	test number	
00016246	00			20771+	DC	X'00'		
00016247	CA			20772+	DC	HL1'202'	i5	
00016248	E5C5E5C1 D3404040			20773+	DC	CL8'VEVAL'	instruction name	
00016250	000162D8			20774+	DC	A(RE433+16)	address of v2 source	
00016254	000162E8			20775+	DC	A(RE433+32)	address of v3 source	
00016258	000162F8			20776+	DC	A(RE433+48)	address of v4 source	
0001625C	00000010			20777+	DC	A(16)	result length	
00016260	000162C8			20778+REA433	DC	A(RE433)	result address	
00016268	00000000 00000000			20779+	DS	FD	gap	
00016270	00000000 00000000			20780+V10433	DS	XL16	V1 output	
00016278	00000000 00000000							
00016280	00000000 00000000			20781+	DS	FD	gap	
				20782+*				
00016288				20783+X433	DS	0F		
00016288	B982 0011			20784+	XGR	R1,R1		
0001628C	4110 8E94		00001094	20785+	LA	R1,V1FUDGE	load v1 fudge	
00016290	E711 0000 0006		00000000	20786+	VL	v1,0(R1)	use v21 to test decoder	
00016296	E310 5010 0014		00000010	20787+	LGF	R1,V2ADDR	load v2 source	
0001629C	E721 0000 0006		00000000	20788+	VL	v2,0(R1)	use v22 to test decoder	
000162A2	E310 5014 0014		00000014	20789+	LGF	R1,V3ADDR	load v3 source	
000162A8	E731 0000 0006		00000000	20790+	VL	v3,0(R1)	use v23 to test decoder	
000162AE	E310 5018 0014		00000018	20791+	LGF	R1,V4ADDR	load v4 source	
000162B4	E741 0000 0006		00000000	20792+	VL	v4,0(R1)	use v24 to test decoder	
000162BA				20795+	DS	0H	E788 VEVAL	
000162BA	E7			20796+	DC	X'E7'	- Vector Evaluate	
000162BB	12			20797+	DC	X'12'	v1, v2	
000162BC	30			20798+	DC	X'30'	v3, reserved	
000162BD	CA			20799+	DC	HL1'202'	i5	
000162BE	40			20800+	DC	x'40'	v4, RXB	
000162BF	88			20801+	DC	X'88'		
000162C0	E710 5030 000E		00016270	20803+	VST	V1,V10433	save v1 output	
000162C6	07FB			20804+	BR	R11	return	
000162C8				20805+RE433	DC	0F	xl16 expected result	
000162C8				20806+	DROP	R5		
000162C8	CCCCCCCC 99999999			20807	DC	XL16'CCCCCCCC 99999999 22222222 55555555'	result	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000162D0	22222222	55555555							
000162D8	33333333	55555555		20808	DC	XL16'	33333333 55555555 99999999	AAAAAAA'	v2
000162E0	99999999	AAAAAAA							
000162E8	11111111	22222222		20809	DC	XL16'	11111111 22222222 44444444 88888888'		v3
000162F0	44444444	88888888							
000162F8	FFFFFFFF	EEEEEEEE		20810	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4
00016300	DDDDDDDD	BBBBBBBB							
				20811					
				20812	VRI_K	VEVAL, 202			
00016308				20813+	DS	0FD			
00016308			00016308	20814+	USING	*, R5			base for test data and test routine
00016308	00016350			20815+T434	DC	A(X434)			address of test routine
0001630C	01B2			20816+	DC	H'434'			test number
0001630E	00			20817+	DC	X'00'			
0001630F	CA			20818+	DC	HL1'202'			i5
00016310	E5C5E5C1	D3404040		20819+	DC	CL8'VEVAL'			instruction name
00016318	000163A0			20820+	DC	A(RE434+16)			address of v2 source
0001631C	000163B0			20821+	DC	A(RE434+32)			address of v3 source
00016320	000163C0			20822+	DC	A(RE434+48)			address of v4 source
00016324	00000010			20823+	DC	A(16)			result length
00016328	00016390			20824+REA434	DC	A(RE434)			result address
00016330	00000000	00000000		20825+	DS	FD			gap
00016338	00000000	00000000		20826+V10434	DS	XL16			V1 output
00016340	00000000	00000000							
00016348	00000000	00000000		20827+	DS	FD			gap
				20828+*					
00016350				20829+X434	DS	0F			
00016350	B982 0011			20830+	XGR	R1, R1			
00016354	4110 8E94		00001094	20831+	LA	R1, V1FUDGE			load v1 fudge
00016358	E711 0000 0006		00000000	20832+	VL	v1, 0(R1)			use v21 to test decoder
0001635E	E310 5010 0014		00000010	20833+	LGF	R1, V2ADDR			load v2 source
00016364	E721 0000 0006		00000000	20834+	VL	v2, 0(R1)			use v22 to test decoder
0001636A	E310 5014 0014		00000014	20835+	LGF	R1, V3ADDR			load v3 source
00016370	E731 0000 0006		00000000	20836+	VL	v3, 0(R1)			use v23 to test decoder
00016376	E310 5018 0014		00000018	20837+	LGF	R1, V4ADDR			load v4 source
0001637C	E741 0000 0006		00000000	20838+	VL	v4, 0(R1)			use v24 to test decoder
00016382				20841+	DS	0H		E788 VEVAL	
00016382	E7			20842+	DC	X'E7'		- Vector Evaluate	
00016383	12			20843+	DC	X'12'		v1, v2	
00016384	30			20844+	DC	X'30'		v3, reserved	
00016385	CA			20845+	DC	HL1'202'		i5	
00016386	40			20846+	DC	x'40'		v4, RXB	
00016387	88			20847+	DC	X'88'			
00016388	E710 5030 000E		00016338	20849+	VST	V1, V10434		save v1 output	
0001638E	07FB			20850+	BR	R11		return	
00016390				20851+RE434	DC	0F		xl16 expected result	
00016390				20852+	DROP	R5			
00016390	99999999	11111111		20853	DC	XL16'	99999999 11111111 44444444 88888888'		result
00016398	44444444	88888888							
000163A0	33333333	55555555		20854	DC	XL16'	33333333 55555555 66666666 99999999'		v2
000163A8	66666666	99999999							
000163B0	77777777	BBBBBBBB		20855	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'		v3
000163B8	DDDDDDDD	EEEEEEEE							
000163C0	AAAAAAA	CCCCCCCC		20856	DC	XL16'	AAAAAAA CCCCCCCC 33333333 55555555'		v4

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000163C8	33333333 55555555			20857					
				20858 * i5 = 203:	/* 11001 011 +++ */				
				20859	VRI_K VEVAL, 203				
000163D0				20860+	DS 0FD				
000163D0		000163D0		20861+	USING *, R5			base for test data and test routine	
000163D0	00016418			20862+T435	DC A(X435)			address of test routine	
000163D4	01B3			20863+	DC H'435'			test number	
000163D6	00			20864+	DC X'00'				
000163D7	CB			20865+	DC HL1'203'			i5	
000163D8	E5C5E5C1 D3404040			20866+	DC CL8'VEVAL'			instruction name	
000163E0	00016468			20867+	DC A(RE435+16)			address of v2 source	
000163E4	00016478			20868+	DC A(RE435+32)			address of v3 source	
000163E8	00016488			20869+	DC A(RE435+48)			address of v4 source	
000163EC	00000010			20870+	DC A(16)			result length	
000163F0	00016458			20871+REA435	DC A(RE435)			result address	
000163F8	00000000 00000000			20872+	DS FD			gap	
00016400	00000000 00000000			20873+V10435	DS XL16			V1 output	
00016408	00000000 00000000								
00016410	00000000 00000000			20874+	DS FD			gap	
				20875+*					
00016418				20876+X435	DS 0F				
00016418	B982 0011			20877+	XGR R1, R1				
0001641C	4110 8E94		00001094	20878+	LA R1, V1FUDGE			load v1 fudge	
00016420	E711 0000 0006		00000000	20879+	VL v1, 0(R1)			use v21 to test decoder	
00016426	E310 5010 0014		00000010	20880+	LGF R1, V2ADDR			load v2 source	
0001642C	E721 0000 0006		00000000	20881+	VL v2, 0(R1)			use v22 to test decoder	
00016432	E310 5014 0014		00000014	20882+	LGF R1, V3ADDR			load v3 source	
00016438	E731 0000 0006		00000000	20883+	VL v3, 0(R1)			use v23 to test decoder	
0001643E	E310 5018 0014		00000018	20884+	LGF R1, V4ADDR			load v4 source	
00016444	E741 0000 0006		00000000	20885+	VL v4, 0(R1)			use v24 to test decoder	
0001644A				20888+	DS 0H			E788 VEVAL	
0001644A	E7			20889+	DC X'E7'			- Vector Evaluate	
0001644B	12			20890+	DC X'12'			v1, v2	
0001644C	30			20891+	DC X'30'			v3, reserved	
0001644D	CB			20892+	DC HL1'203'			i5	
0001644E	40			20893+	DC x'40'			v4, RXB	
0001644F	88			20894+	DC X'88'				
00016450	E710 5030 000E		00016400	20896+	VST V1, V10435			save v1 output	
00016456	07FB			20897+	BR R11			return	
00016458				20898+RE435	DC 0F			xl16 expected result	
00016458				20899+	DROP R5				
00016458	DDDDDDDD 99999999			20900	DC XL16'DDDDDDDD 99999999 22222222 DDDDDDDDD'			result	
00016460	22222222 DDDDDDDDD								
00016468	33333333 55555555			20901	DC XL16'33333333 55555555 99999999 AAAAAAAA'			v2	
00016470	99999999 AAAAAAAA								
00016478	11111111 22222222			20902	DC XL16'11111111 22222222 44444444 88888888'			v3	
00016480	44444444 88888888								
00016488	FFFFFFFF EEEEEEEE			20903	DC XL16'FFFFFFFF EEEEEEEE DDDDDDDDD BBBB BBBB'			v4	
00016490	DDDDDDDD BBBB BBBB								
				20904					
				20905	VRI_K VEVAL, 203				
00016498				20906+	DS 0FD				
00016498		00016498		20907+	USING *, R5			base for test data and test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00016498	000164E0			20908+T436	DC	A(X436)	address of test routine
0001649C	01B4			20909+	DC	H'436'	test number
0001649E	00			20910+	DC	X'00'	
0001649F	CB			20911+	DC	HL1'203'	i5
000164A0	E5C5E5C1 D3404040			20912+	DC	CL8'VEVAL'	instruction name
000164A8	00016530			20913+	DC	A(RE436+16)	address of v2 source
000164AC	00016540			20914+	DC	A(RE436+32)	address of v3 source
000164B0	00016550			20915+	DC	A(RE436+48)	address of v4 source
000164B4	00000010			20916+	DC	A(16)	result length
000164B8	00016520			20917+REA436	DC	A(RE436)	result address
000164C0	00000000 00000000			20918+	DS	FD	gap
000164C8	00000000 00000000			20919+V10436	DS	XL16	V1 output
000164D0	00000000 00000000						
000164D8	00000000 00000000			20920+	DS	FD	gap
				20921+*			
000164E0				20922+X436	DS	0F	
000164E0	B982 0011			20923+	XGR	R1, R1	
000164E4	4110 8E94		00001094	20924+	LA	R1, V1FUDGE	load v1 fudge
000164E8	E711 0000 0006		00000000	20925+	VL	v1, 0(R1)	use v21 to test decoder
000164EE	E310 5010 0014		00000010	20926+	LGF	R1, V2ADDR	load v2 source
000164F4	E721 0000 0006		00000000	20927+	VL	v2, 0(R1)	use v22 to test decoder
000164FA	E310 5014 0014		00000014	20928+	LGF	R1, V3ADDR	load v3 source
00016500	E731 0000 0006		00000000	20929+	VL	v3, 0(R1)	use v23 to test decoder
00016506	E310 5018 0014		00000018	20930+	LGF	R1, V4ADDR	load v4 source
0001650C	E741 0000 0006		00000000	20931+	VL	v4, 0(R1)	use v24 to test decoder
00016512				20934+	DS	0H	E788 VEVAL
00016512	E7			20935+	DC	X'E7'	- Vector Evaluate
00016513	12			20936+	DC	X'12'	v1, v2
00016514	30			20937+	DC	X'30'	v3, reserved
00016515	CB			20938+	DC	HL1'203'	i5
00016516	40			20939+	DC	x'40'	v4, RXB
00016517	88			20940+	DC	X'88'	
00016518	E710 5030 000E		000164C8	20942+	VST	V1, V10436	save v1 output
0001651E	07FB			20943+	BR	R11	return
00016520				20944+RE436	DC	0F	xl16 expected result
00016520				20945+	DR0P	R5	
00016520	BBBBBBBB 11111111			20946	DC	XL16'BBBBBBBB 11111111 44444444 88888888'	result
00016528	44444444 88888888						
00016530	33333333 55555555			20947	DC	XL16'33333333 55555555 66666666 99999999'	v2
00016538	66666666 99999999						
00016540	77777777 BBBBBBBB			20948	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3
00016548	DDDDDDDD EEEEEEEE						
00016550	AAAAAAAA CCCCCCCC			20949	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
00016558	33333333 55555555						
				20950			
				20951 * i5 = 204:	/*	11001 100 */	
				20952	VRI_K	VEVAL, 204	
00016560				20953+	DS	0FD	
00016560		00016560		20954+	USING	*, R5	base for test data and test routine
00016560	000165A8			20955+T437	DC	A(X437)	address of test routine
00016564	01B5			20956+	DC	H'437'	test number
00016566	00			20957+	DC	X'00'	
00016567	CC			20958+	DC	HL1'204'	i5
00016568	E5C5E5C1 D3404040			20959+	DC	CL8'VEVAL'	instruction name

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00016570	000165F8			20960+	DC	A(RE437+16)	address of v2 source		
00016574	00016608			20961+	DC	A(RE437+32)	address of v3 source		
00016578	00016618			20962+	DC	A(RE437+48)	address of v4 source		
0001657C	00000010			20963+	DC	A(16)	result length		
00016580	000165E8			20964+REA437	DC	A(RE437)	result address		
00016588	00000000 00000000			20965+	DS	FD	gap		
00016590	00000000 00000000			20966+V10437	DS	XL16	V1 output		
00016598	00000000 00000000								
000165A0	00000000 00000000			20967+	DS	FD	gap		
				20968+*					
000165A8				20969+X437	DS	0F			
000165A8	B982 0011			20970+	XGR	R1, R1			
000165AC	4110 8E94		00001094	20971+	LA	R1, V1FUDGE	load v1 fudge		
000165B0	E711 0000 0006		00000000	20972+	VL	v1, 0(R1)	use v21 to test decoder		
000165B6	E310 5010 0014		00000010	20973+	LGF	R1, V2ADDR	load v2 source		
000165BC	E721 0000 0006		00000000	20974+	VL	v2, 0(R1)	use v22 to test decoder		
000165C2	E310 5014 0014		00000014	20975+	LGF	R1, V3ADDR	load v3 source		
000165C8	E731 0000 0006		00000000	20976+	VL	v3, 0(R1)	use v23 to test decoder		
000165CE	E310 5018 0014		00000018	20977+	LGF	R1, V4ADDR	load v4 source		
000165D4	E741 0000 0006		00000000	20978+	VL	v4, 0(R1)	use v24 to test decoder		
000165DA				20981+	DS	0H	E788 VEVAL		
000165DA	E7			20982+	DC	X'E7'	- Vector Evaluate		
000165DB	12			20983+	DC	X'12'	v1, v2		
000165DC	30			20984+	DC	X'30'	v3, reserved		
000165DD	CC			20985+	DC	HL1'204'	i5		
000165DE	40			20986+	DC	x'40'	v4, RXB		
000165DF	88			20987+	DC	X'88'			
000165E0	E710 5030 000E		00016590	20989+	VST	V1, V10437	save v1 output		
000165E6	07FB			20990+	BR	R11	return		
000165E8				20991+RE437	DC	0F	xl16 expected result		
000165E8				20992+	DROP	R5			
000165E8	EEEEEEEE DDDDDDDD			20993	DC	XL16'EEEEEEEE DDDDDDDD BBBBBBBB 77777777'	result		
000165F0	BBBBBBBB 77777777								
000165F8	33333333 55555555			20994	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00016600	99999999 AAAAAAAA								
00016608	11111111 22222222			20995	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00016610	44444444 88888888								
00016618	FFFFFFFF EEEEEEEE			20996	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00016620	DDDDDDDD BBBBBBBB								
				20997					
				20998	VRI_K	VEVAL, 204			
00016628				20999+	DS	0FD			
00016628		00016628		21000+	USING	*, R5	base for test data and test routine		
00016628	00016670			21001+T438	DC	A(X438)	address of test routine		
0001662C	01B6			21002+	DC	H'438'	test number		
0001662E	00			21003+	DC	X'00'			
0001662F	CC			21004+	DC	HL1'204'	i5		
00016630	E5C5E5C1 D3404040			21005+	DC	CL8'VEVAL'	instruction name		
00016638	000166C0			21006+	DC	A(RE438+16)	address of v2 source		
0001663C	000166D0			21007+	DC	A(RE438+32)	address of v3 source		
00016640	000166E0			21008+	DC	A(RE438+48)	address of v4 source		
00016644	00000010			21009+	DC	A(16)	result length		
00016648	000166B0			21010+REA438	DC	A(RE438)	result address		
00016650	00000000 00000000			21011+	DS	FD	gap		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00016658	00000000 00000000			21012+V10438	DS	XL16		V1 output	
00016660	00000000 00000000								
00016668	00000000 00000000			21013+ 21014+*	DS	FD		gap	
00016670				21015+X438	DS	0F			
00016670	B982 0011			21016+	XGR	R1,R1			
00016674	4110 8E94		00001094	21017+	LA	R1,V1FUDGE		load v1 fudge	
00016678	E711 0000 0006		00000000	21018+	VL	v1,0(R1)		use v21 to test decoder	
0001667E	E310 5010 0014		00000010	21019+	LGF	R1,V2ADDR		load v2 source	
00016684	E721 0000 0006		00000000	21020+	VL	v2,0(R1)		use v22 to test decoder	
0001668A	E310 5014 0014		00000014	21021+	LGF	R1,V3ADDR		load v3 source	
00016690	E731 0000 0006		00000000	21022+	VL	v3,0(R1)		use v23 to test decoder	
00016696	E310 5018 0014		00000018	21023+	LGF	R1,V4ADDR		load v4 source	
0001669C	E741 0000 0006		00000000	21024+	VL	v4,0(R1)		use v24 to test decoder	
000166A2				21027+	DS	0H		E788 VEVAL	
000166A2	E7			21028+	DC	X'E7'		- Vector Evaluate	
000166A3	12			21029+	DC	X'12'		v1, v2	
000166A4	30			21030+	DC	X'30'		v3, reserved	
000166A5	CC			21031+	DC	HL1'204'		i5	
000166A6	40			21032+	DC	x'40'		v4, RXB	
000166A7	88			21033+	DC	X'88'			
000166A8	E710 5030 000E		00016658	21035+	VST	V1,V10438		save v1 output	
000166AE	07FB			21036+	BR	R11		return	
000166B0				21037+RE438	DC	0F		xl16 expected result	
000166B0				21038+	DROP	R5			
000166B0	88888888 44444444			21039	DC	XL16'88888888 44444444 22222222 11111111'		result	
000166B8	22222222 11111111								
000166C0	33333333 55555555			21040	DC	XL16'33333333 55555555 66666666 99999999'		v2	
000166C8	66666666 99999999								
000166D0	77777777 BBBB BBBB			21041	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
000166D8	DDDDDDDD EEEEEEEE								
000166E0	AAAAAAAA CCCCCCCC			21042	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
000166E8	33333333 55555555								
				21043					
				21044 * i5 = 205:		/* 11001 101 +++ */			
				21045	VRI_K	VEVAL,205			
000166F0				21046+	DS	0FD			
000166F0		000166F0		21047+	USING	*,R5		base for test data and test routine	
000166F0	00016738			21048+T439	DC	A(X439)		address of test routine	
000166F4	01B7			21049+	DC	H'439'		test number	
000166F6	00			21050+	DC	X'00'			
000166F7	CD			21051+	DC	HL1'205'		i5	
000166F8	E5C5E5C1 D3404040			21052+	DC	CL8'VEVAL'		instruction name	
00016700	00016788			21053+	DC	A(RE439+16)		address of v2 source	
00016704	00016798			21054+	DC	A(RE439+32)		address of v3 source	
00016708	000167A8			21055+	DC	A(RE439+48)		address of v4 source	
0001670C	00000010			21056+	DC	A(16)		result length	
00016710	00016778			21057+REA439	DC	A(RE439)		result address	
00016718	00000000 00000000			21058+	DS	FD		gap	
00016720	00000000 00000000			21059+V10439	DS	XL16		V1 output	
00016728	00000000 00000000								
00016730	00000000 00000000			21060+	DS	FD		gap	
				21061+*					
00016738				21062+X439	DS	0F			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00016738	B982 0011			21063+	XGR	R1,R1			
0001673C	4110 8E94		00001094	21064+	LA	R1,V1FUDGE	load v1 fudge		
00016740	E711 0000 0006		00000000	21065+	VL	v1,0(R1)	use v21 to test decoder		
00016746	E310 5010 0014		00000010	21066+	LGF	R1,V2ADDR	load v2 source		
0001674C	E721 0000 0006		00000000	21067+	VL	v2,0(R1)	use v22 to test decoder		
00016752	E310 5014 0014		00000014	21068+	LGF	R1,V3ADDR	load v3 source		
00016758	E731 0000 0006		00000000	21069+	VL	v3,0(R1)	use v23 to test decoder		
0001675E	E310 5018 0014		00000018	21070+	LGF	R1,V4ADDR	load v4 source		
00016764	E741 0000 0006		00000000	21071+	VL	v4,0(R1)	use v24 to test decoder		
0001676A				21074+	DS	0H	E788 VEVAL		
0001676A	E7			21075+	DC	X'E7'	- Vector Evaluate		
0001676B	12			21076+	DC	X'12'	v1, v2		
0001676C	30			21077+	DC	X'30'	v3, reserved		
0001676D	CD			21078+	DC	HL1'205'	i5		
0001676E	40			21079+	DC	x'40'	v4, RXB		
0001676F	88			21080+	DC	X'88'			
00016770	E710 5030 000E		00016720	21082+	VST	V1,V10439	save v1 output		
00016776	07FB			21083+	BR	R11	return		
00016778				21084+RE439	DC	0F	xl16 expected result		
00016778				21085+	DR0P	R5			
00016778	FFFFFFFF DDDDDDDD			21086	DC	XL16'FFFFFFFF DDDDDDDD BBBBBBBB FFFFFFFF'	result		
00016780	BBBBBBBB FFFFFFFF								
00016788	33333333 55555555			21087	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00016790	99999999 AAAAAAAA								
00016798	11111111 22222222			21088	DC	XL16'11111111 22222222 44444444 88888888'	v3		
000167A0	44444444 88888888								
000167A8	FFFFFFFF EEEEEEEE			21089	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
000167B0	DDDDDDDD BBBBBBBB								
000167B8				21090					
000167B8				21091	VRI_K	VEVAL, 205			
000167B8		000167B8		21092+	DS	0FD			
000167B8	00016800			21093+	USING	*,R5	base for test data and test routine		
000167BC	01B8			21094+T440	DC	A(X440)	address of test routine		
000167BE	00			21095+	DC	H'440'	test number		
000167BF	CD			21096+	DC	X'00'			
000167C0	E5C5E5C1 D3404040			21097+	DC	HL1'205'	i5		
000167C8	00016850			21098+	DC	CL8'VEVAL'	instruction name		
000167CC	00016860			21099+	DC	A(RE440+16)	address of v2 source		
000167D0	00016870			21100+	DC	A(RE440+32)	address of v3 source		
000167D4	00000010			21101+	DC	A(RE440+48)	address of v4 source		
000167D8	00016840			21102+	DC	A(16)	result length		
000167E0	00000000 00000000			21103+REA440	DC	A(RE440)	result address		
000167E8	00000000 00000000			21104+	DS	FD	gap		
000167F0	00000000 00000000			21105+V10440	DS	XL16	V1 output		
000167F8	00000000 00000000								
00016800				21106+	DS	FD	gap		
00016800				21107+*					
00016800	B982 0011			21108+X440	DS	0F			
00016804	4110 8E94		00001094	21109+	XGR	R1,R1			
00016808	E711 0000 0006		00000000	21110+	LA	R1,V1FUDGE	load v1 fudge		
0001680E	E310 5010 0014		00000010	21111+	VL	v1,0(R1)	use v21 to test decoder		
00016814	E721 0000 0006		00000000	21112+	LGF	R1,V2ADDR	load v2 source		
0001681A	E310 5014 0014		00000014	21113+	VL	v2,0(R1)	use v22 to test decoder		
				21114+	LGF	R1,V3ADDR	load v3 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00016820	E731 0000 0006		00000000	21115+	VL	v3,0(R1)	use v23 to test decoder	
00016826	E310 5018 0014		00000018	21116+	LGF	R1,V4ADDR	load v4 source	
0001682C	E741 0000 0006		00000000	21117+	VL	v4,0(R1)	use v24 to test decoder	
00016832				21120+	DS	0H	E788 VEVAL	
00016832	E7			21121+	DC	X'E7'	- Vector Evaluate	
00016833	12			21122+	DC	X'12'	v1, v2	
00016834	30			21123+	DC	X'30'	v3, reserved	
00016835	CD			21124+	DC	HL1'205'	i5	
00016836	40			21125+	DC	x'40'	v4, RXB	
00016837	88			21126+	DC	X'88'		
00016838	E710 5030 000E		000167E8	21128+	VST	V1,V10440	save v1 output	
0001683E	07FB			21129+	BR	R11	return	
00016840				21130+RE440	DC	0F	xl16 expected result	
00016840				21131+	DROP	R5		
00016840	AAAAAAAA 44444444			21132	DC	XL16'AAAAAAAA 44444444 22222222 11111111'	result	
00016848	22222222 11111111							
00016850	33333333 55555555			21133	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00016858	66666666 99999999							
00016860	77777777 BBBB BBBB			21134	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00016868	DDDD DDDD EEEEEEEE							
00016870	AAAAAAAA CCCCCCCC			21135	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00016878	33333333 55555555							
				21136				
				21137 * i5 = 206:		/* 11001 110 +++ */		
				21138	VRI_K	VEVAL,206		
00016880				21139+	DS	0FD		
00016880		00016880		21140+	USING	*,R5	base for test data and test routine	
00016880	000168C8			21141+T441	DC	A(X441)	address of test routine	
00016884	01B9			21142+	DC	H'441'	test number	
00016886	00			21143+	DC	X'00'		
00016887	CE			21144+	DC	HL1'206'	i5	
00016888	E5C5E5C1 D3404040			21145+	DC	CL8'VEVAL'	instruction name	
00016890	00016918			21146+	DC	A(RE441+16)	address of v2 source	
00016894	00016928			21147+	DC	A(RE441+32)	address of v3 source	
00016898	00016938			21148+	DC	A(RE441+48)	address of v4 source	
0001689C	00000010			21149+	DC	A(16)	result length	
000168A0	00016908			21150+REA441	DC	A(RE441)	result address	
000168A8	00000000 00000000			21151+	DS	FD	gap	
000168B0	00000000 00000000			21152+V10441	DS	XL16	V1 output	
000168B8	00000000 00000000							
000168C0	00000000 00000000			21153+	DS	FD	gap	
				21154+*				
000168C8				21155+X441	DS	0F		
000168C8	B982 0011			21156+	XGR	R1,R1		
000168CC	4110 8E94		00001094	21157+	LA	R1,V1FUDGE	load v1 fudge	
000168D0	E711 0000 0006		00000000	21158+	VL	v1,0(R1)	use v21 to test decoder	
000168D6	E310 5010 0014		00000010	21159+	LGF	R1,V2ADDR	load v2 source	
000168DC	E721 0000 0006		00000000	21160+	VL	v2,0(R1)	use v22 to test decoder	
000168E2	E310 5014 0014		00000014	21161+	LGF	R1,V3ADDR	load v3 source	
000168E8	E731 0000 0006		00000000	21162+	VL	v3,0(R1)	use v23 to test decoder	
000168EE	E310 5018 0014		00000018	21163+	LGF	R1,V4ADDR	load v4 source	
000168F4	E741 0000 0006		00000000	21164+	VL	v4,0(R1)	use v24 to test decoder	
000168FA				21167+	DS	0H	E788 VEVAL	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000168FA	E7			21168+	DC	X'E7'	- Vector Evaluate
000168FB	12			21169+	DC	X'12'	v1, v2
000168FC	30			21170+	DC	X'30'	v3, reserved
000168FD	CE			21171+	DC	HL1'206'	i5
000168FE	40			21172+	DC	x'40'	v4, RXB
000168FF	88			21173+	DC	X'88'	
00016900	E710 5030 000E		000168B0	21175+	VST	V1,V10441	save v1 output
00016906	07FB			21176+	BR	R11	return
00016908				21177+RE441	DC	0F	xl16 expected result
00016908				21178+	DR0P	R5	
00016908	EEEEEEEE DDDDDDDD			21179	DC	XL16'EEEEEEEE DDDDDDDD BBBB BBBB 77777777'	result
00016910	BBBBBBBB 77777777						
00016918	33333333 55555555			21180	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00016920	99999999 AAAAAAAA						
00016928	11111111 22222222			21181	DC	XL16'11111111 22222222 44444444 88888888'	v3
00016930	44444444 88888888						
00016938	FFFFFFFF EEEEEEEE			21182	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00016940	DDDDDDDD BBBB BBBB						
				21183			
00016948				21184	VRI_K	VEVAL, 206	
00016948		00016948		21185+	DS	0FD	
00016948	00016990			21186+	USING	*, R5	base for test data and test routine
0001694C	01BA			21187+T442	DC	A(X442)	address of test routine
0001694E	00			21188+	DC	H'442'	test number
0001694F	CE			21189+	DC	X'00'	
00016950	E5C5E5C1 D3404040			21190+	DC	HL1'206'	i5
00016958	000169E0			21191+	DC	CL8'VEVAL'	instruction name
0001695C	000169F0			21192+	DC	A(RE442+16)	address of v2 source
00016960	00016A00			21193+	DC	A(RE442+32)	address of v3 source
00016964	00000010			21194+	DC	A(RE442+48)	address of v4 source
00016968	000169D0			21195+	DC	A(16)	result length
00016970	00000000 00000000			21196+REA442	DC	A(RE442)	result address
00016978	00000000 00000000			21197+	DS	FD	gap
00016980	00000000 00000000			21198+V10442	DS	XL16	V1 output
00016988	00000000 00000000						
				21199+	DS	FD	gap
				21200+*			
00016990				21201+X442	DS	0F	
00016990	B982 0011			21202+	XGR	R1, R1	
00016994	4110 8E94		00001094	21203+	LA	R1, V1FUDGE	load v1 fudge
00016998	E711 0000 0006		00000000	21204+	VL	v1, 0(R1)	use v21 to test decoder
0001699E	E310 5010 0014		00000010	21205+	LGF	R1, V2ADDR	load v2 source
000169A4	E721 0000 0006		00000000	21206+	VL	v2, 0(R1)	use v22 to test decoder
000169AA	E310 5014 0014		00000014	21207+	LGF	R1, V3ADDR	load v3 source
000169B0	E731 0000 0006		00000000	21208+	VL	v3, 0(R1)	use v23 to test decoder
000169B6	E310 5018 0014		00000018	21209+	LGF	R1, V4ADDR	load v4 source
000169BC	E741 0000 0006		00000000	21210+	VL	v4, 0(R1)	use v24 to test decoder
000169C2				21213+	DS	0H	E788 VEVAL
000169C2	E7			21214+	DC	X'E7'	- Vector Evaluate
000169C3	12			21215+	DC	X'12'	v1, v2
000169C4	30			21216+	DC	X'30'	v3, reserved
000169C5	CE			21217+	DC	HL1'206'	i5
000169C6	40			21218+	DC	x'40'	v4, RXB
000169C7	88			21219+	DC	X'88'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000169C8	E710 5030 000E		00016978	21221+	VST	V1,V10442	save v1 output		
000169CE	07FB			21222+	BR	R11	return		
000169D0				21223+RE442	DC	0F	xl16 expected result		
000169D0				21224+	DROP	R5			
000169D0	99999999 55555555			21225	DC	XL16'99999999 55555555 66666666 99999999'	result		
000169D8	66666666 99999999								
000169E0	33333333 55555555			21226	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000169E8	66666666 99999999								
000169F0	77777777 BBBB BBBB			21227	DC	XL16'77777777 BBBB BBBB DDDDDDDDD EEEEEEEEE'	v3		
000169F8	DDDDDDDD EEEEEEEE								
00016A00	AAAAAAAA CCCCCCCC			21228	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00016A08	33333333 55555555								
				21229					
				21230 * i5 = 207:	/*	11001 111 */			
00016A10				21231	VRI_K	VEVAL,207			
00016A10		00016A10		21232+	DS	0FD			
00016A10	00016A58			21233+	USING	*,R5	base for test data and test routine		
00016A14	01BB			21234+T443	DC	A(X443)	address of test routine		
00016A16	00			21235+	DC	H'443'	test number		
00016A17	CF			21236+	DC	X'00'			
00016A18	E5C5E5C1 D3404040			21237+	DC	HL1'207'	i5		
00016A20	00016AA8			21238+	DC	CL8'VEVAL'	instruction name		
00016A24	00016AB8			21239+	DC	A(RE443+16)	address of v2 source		
00016A28	00016AC8			21240+	DC	A(RE443+32)	address of v3 source		
00016A2C	00000010			21241+	DC	A(RE443+48)	address of v4 source		
00016A30	00016A98			21242+	DC	A(16)	result length		
00016A38	00000000 00000000			21243+REA443	DC	A(RE443)	result address		
00016A40	00000000 00000000			21244+	DS	FD	gap		
00016A48	00000000 00000000			21245+V10443	DS	XL16	V1 output		
00016A50	00000000 00000000								
				21246+	DS	FD	gap		
				21247+*					
00016A58				21248+X443	DS	0F			
00016A58	B982 0011			21249+	XGR	R1,R1			
00016A5C	4110 8E94		00001094	21250+	LA	R1,V1FUDGE	load v1 fudge		
00016A60	E711 0000 0006		00000000	21251+	VL	v1,0(R1)	use v21 to test decoder		
00016A66	E310 5010 0014		00000010	21252+	LGF	R1,V2ADDR	load v2 source		
00016A6C	E721 0000 0006		00000000	21253+	VL	v2,0(R1)	use v22 to test decoder		
00016A72	E310 5014 0014		00000014	21254+	LGF	R1,V3ADDR	load v3 source		
00016A78	E731 0000 0006		00000000	21255+	VL	v3,0(R1)	use v23 to test decoder		
00016A7E	E310 5018 0014		00000018	21256+	LGF	R1,V4ADDR	load v4 source		
00016A84	E741 0000 0006		00000000	21257+	VL	v4,0(R1)	use v24 to test decoder		
00016A8A				21260+	DS	0H	E788 VEVAL		
00016A8A	E7			21261+	DC	X'E7'	- Vector Evaluate		
00016A8B	12			21262+	DC	X'12'	v1, v2		
00016A8C	30			21263+	DC	X'30'	v3, reserved		
00016A8D	CF			21264+	DC	HL1'207'	i5		
00016A8E	40			21265+	DC	x'40'	v4, RXB		
00016A8F	88			21266+	DC	X'88'			
00016A90	E710 5030 000E		00016A40	21268+	VST	V1,V10443	save v1 output		
00016A96	07FB			21269+	BR	R11	return		
00016A98				21270+RE443	DC	0F	xl16 expected result		
00016A98				21271+	DROP	R5			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00016A98	FFFFFFFF	DDDDDDDD		21272	DC	XL16'	FFFFFFFF	DDDDDDDD	BBBBBBBB
00016AA0	BBBBBBBB	FFFFFFFF							result
00016AA8	33333333	55555555		21273	DC	XL16'	33333333	55555555	99999999
00016AB0	99999999	AAAAAAAA							AAAAAAA
00016AB8	11111111	22222222		21274	DC	XL16'	11111111	22222222	44444444
00016AC0	44444444	88888888							88888888
00016AC8	FFFFFFFF	EEEEEEEE		21275	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD
00016AD0	DDDDDDDD	BBBBBBBB							BBBBBBBB
				21276					
				21277	VRI_K	VEVAL, 207			
00016AD8				21278+	DS	0FD			
00016AD8			00016AD8	21279+	USING	*, R5			base for test data and test routine
00016AD8	00016B20			21280+T444	DC	A(X444)			address of test routine
00016ADC	01BC			21281+	DC	H'444'			test number
00016ADE	00			21282+	DC	X'00'			
00016ADF	CF			21283+	DC	HL1'207'			i5
00016AE0	E5C5E5C1	D3404040		21284+	DC	CL8'VEVAL'			instruction name
00016AE8	00016B70			21285+	DC	A(RE444+16)			address of v2 source
00016AEC	00016B80			21286+	DC	A(RE444+32)			address of v3 source
00016AF0	00016B90			21287+	DC	A(RE444+48)			address of v4 source
00016AF4	00000010			21288+	DC	A(16)			result length
00016AF8	00016B60			21289+REA444	DC	A(RE444)			result address
00016B00	00000000	00000000		21290+	DS	FD			gap
00016B08	00000000	00000000		21291+V10444	DS	XL16			V1 output
00016B10	00000000	00000000							
00016B18	00000000	00000000		21292+	DS	FD			gap
				21293+*					
00016B20				21294+X444	DS	0F			
00016B20	B982 0011			21295+	XGR	R1, R1			
00016B24	4110 8E94		00001094	21296+	LA	R1, V1FUDGE			load v1 fudge
00016B28	E711 0000 0006		00000000	21297+	VL	v1, 0(R1)			use v21 to test decoder
00016B2E	E310 5010 0014		00000010	21298+	LGF	R1, V2ADDR			load v2 source
00016B34	E721 0000 0006		00000000	21299+	VL	v2, 0(R1)			use v22 to test decoder
00016B3A	E310 5014 0014		00000014	21300+	LGF	R1, V3ADDR			load v3 source
00016B40	E731 0000 0006		00000000	21301+	VL	v3, 0(R1)			use v23 to test decoder
00016B46	E310 5018 0014		00000018	21302+	LGF	R1, V4ADDR			load v4 source
00016B4C	E741 0000 0006		00000000	21303+	VL	v4, 0(R1)			use v24 to test decoder
				21306+	DS	0H			E788 VEVAL
00016B52	E7			21307+	DC	X'E7'			- Vector Evaluate
00016B53	12			21308+	DC	X'12'			v1, v2
00016B54	30			21309+	DC	X'30'			v3, reserved
00016B55	CF			21310+	DC	HL1'207'			i5
00016B56	40			21311+	DC	x'40'			v4, RXB
00016B57	88			21312+	DC	X'88'			
				21314+	VST	V1, V10444			save v1 output
00016B5E	07FB		00016B08	21315+	BR	R11			return
00016B60				21316+RE444	DC	0F			xl16 expected result
00016B60				21317+	DROP	R5			
00016B60	BBBBBBBB	55555555		21318	DC	XL16'	BBBBBBBB	55555555	66666666
00016B68	66666666	99999999							99999999
00016B70	33333333	55555555		21319	DC	XL16'	33333333	55555555	66666666
00016B78	66666666	99999999							99999999
00016B80	77777777	BBBBBBBB		21320	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD
00016B88	DDDDDDDD	EEEEEEEE							EEEEEEEE

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00016B90	AAAAAAAA CCCCCCCC			21321	DC	XL16 'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00016B98	33333333 55555555								
				21322					
				21323					
				21324 * Row 26					
				21325 * i5 = 208:	/* 11010 000 +++ */				
				21326	VRI_K	VEVAL, 208			
00016BA0				21327+	DS	0FD			
00016BA0		00016BA0		21328+	USING	*, R5	base for test data and test routine		
00016BA0	00016BE8			21329+T445	DC	A(X445)	address of test routine		
00016BA4	01BD			21330+	DC	H'445'	test number		
00016BA6	00			21331+	DC	X'00'			
00016BA7	D0			21332+	DC	HL1'208'	i5		
00016BA8	E5C5E5C1 D3404040			21333+	DC	CL8'VEVAL'	instruction name		
00016BB0	00016C38			21334+	DC	A(RE445+16)	address of v2 source		
00016BB4	00016C48			21335+	DC	A(RE445+32)	address of v3 source		
00016BB8	00016C58			21336+	DC	A(RE445+48)	address of v4 source		
00016BBC	00000010			21337+	DC	A(16)	result length		
00016BC0	00016C28			21338+REA445	DC	A(RE445)	result address		
00016BC8	00000000 00000000			21339+	DS	FD	gap		
00016BD0	00000000 00000000			21340+V10445	DS	XL16	V1 output		
00016BD8	00000000 00000000								
00016BE0	00000000 00000000			21341+	DS	FD	gap		
				21342+*					
00016BE8				21343+X445	DS	0F			
00016BE8	B982 0011			21344+	XGR	R1, R1			
00016BEC	4110 8E94		00001094	21345+	LA	R1, V1FUDGE	load v1 fudge		
00016BF0	E711 0000 0006		00000000	21346+	VL	v1, 0(R1)	use v21 to test decoder		
00016BF6	E310 5010 0014		00000010	21347+	LGF	R1, V2ADDR	load v2 source		
00016BFC	E721 0000 0006		00000000	21348+	VL	v2, 0(R1)	use v22 to test decoder		
00016C02	E310 5014 0014		00000014	21349+	LGF	R1, V3ADDR	load v3 source		
00016C08	E731 0000 0006		00000000	21350+	VL	v3, 0(R1)	use v23 to test decoder		
00016C0E	E310 5018 0014		00000018	21351+	LGF	R1, V4ADDR	load v4 source		
00016C14	E741 0000 0006		00000000	21352+	VL	v4, 0(R1)	use v24 to test decoder		
00016C1A				21355+	DS	0H	E788 VEVAL		
00016C1A	E7			21356+	DC	X'E7'	- Vector Evaluate		
00016C1B	12			21357+	DC	X'12'	v1, v2		
00016C1C	30			21358+	DC	X'30'	v3, reserved		
00016C1D	D0			21359+	DC	HL1'208'	i5		
00016C1E	40			21360+	DC	x'40'	v4, RXB		
00016C1F	88			21361+	DC	X'88'			
00016C20	E710 5030 000E		00016BD0	21363+	VST	V1, V10445	save v1 output		
00016C26	07FB			21364+	BR	R11	return		
00016C28				21365+RE445	DC	0F	xl16 expected result		
00016C28				21366+	DROP	R5			
00016C28	CCCCCCCC AAAAAAAAAA			21367	DC	XL16 'CCCCCCCC AAAAAAAAAA 66666666 55555555'	result		
00016C30	66666666 55555555								
00016C38	33333333 55555555			21368	DC	XL16 '33333333 55555555 99999999 AAAAAAAAAA'	v2		
00016C40	99999999 AAAAAAAAAA								
00016C48	11111111 22222222			21369	DC	XL16 '11111111 22222222 44444444 88888888'	v3		
00016C50	44444444 88888888								
00016C58	FFFFFFFF EEEEEEEE			21370	DC	XL16 'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4		
00016C60	DDDDDDDD BBBB BBBB								
				21371					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				21372	VRI_K	VEVAL, 208			
00016C68				21373+	DS	0FD			
00016C68		00016C68		21374+	USING	*, R5		base for test data and test routine	
00016C68	00016CB0			21375+T446	DC	A(X446)		address of test routine	
00016C6C	01BE			21376+	DC	H'446'		test number	
00016C6E	00			21377+	DC	X'00'			
00016C6F	D0			21378+	DC	HL1'208'		i5	
00016C70	E5C5E5C1 D3404040			21379+	DC	CL8'VEVAL'		instruction name	
00016C78	00016D00			21380+	DC	A(RE446+16)		address of v2 source	
00016C7C	00016D10			21381+	DC	A(RE446+32)		address of v3 source	
00016C80	00016D20			21382+	DC	A(RE446+48)		address of v4 source	
00016C84	00000010			21383+	DC	A(16)		result length	
00016C88	00016CF0			21384+REA446	DC	A(RE446)		result address	
00016C90	00000000 00000000			21385+	DS	FD		gap	
00016C98	00000000 00000000			21386+V10446	DS	XL16		V1 output	
00016CA0	00000000 00000000								
00016CA8	00000000 00000000			21387+	DS	FD		gap	
				21388+*					
00016CB0				21389+X446	DS	0F			
00016CB0	B982 0011			21390+	XGR	R1, R1			
00016CB4	4110 8E94		00001094	21391+	LA	R1, V1FUDGE		load v1 fudge	
00016CB8	E711 0000 0006		00000000	21392+	VL	v1, 0(R1)		use v21 to test decoder	
00016CBE	E310 5010 0014		00000010	21393+	LGF	R1, V2ADDR		load v2 source	
00016CC4	E721 0000 0006		00000000	21394+	VL	v2, 0(R1)		use v22 to test decoder	
00016CCA	E310 5014 0014		00000014	21395+	LGF	R1, V3ADDR		load v3 source	
00016CD0	E731 0000 0006		00000000	21396+	VL	v3, 0(R1)		use v23 to test decoder	
00016CD6	E310 5018 0014		00000018	21397+	LGF	R1, V4ADDR		load v4 source	
00016CDC	E741 0000 0006		00000000	21398+	VL	v4, 0(R1)		use v24 to test decoder	
00016CE2				21401+	DS	0H		E788 VEVAL	
00016CE2	E7			21402+	DC	X'E7'		- Vector Evaluate	
00016CE3	12			21403+	DC	X'12'		v1, v2	
00016CE4	30			21404+	DC	X'30'		v3, reserved	
00016CE5	D0			21405+	DC	HL1'208'		i5	
00016CE6	40			21406+	DC	x'40'		v4, RXB	
00016CE7	88			21407+	DC	X'88'			
00016CE8	E710 5030 000E		00016C98	21409+	VST	V1, V10446		save v1 output	
00016CEE	07FB			21410+	BR	R11		return	
00016CF0				21411+RE446	DC	0F		xl16 expected result	
00016CF0				21412+	DROP	R5			
00016CF0	88888888 88888888			21413	DC	XL16'88888888 88888888 11111111 44444444'		result	
00016CF8	11111111 44444444								
00016D00	33333333 55555555			21414	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00016D08	66666666 99999999								
00016D10	77777777 BBBB BBBB			21415	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00016D18	DDDDDDDD EEEEEEEE								
00016D20	AAAAAAAA CCCCCCCC			21416	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00016D28	33333333 55555555								
				21417					
				21418 * i5 = 209:	/*	11010 001 +++ */			
				21419	VRI_K	VEVAL, 209			
00016D30				21420+	DS	0FD			
00016D30		00016D30		21421+	USING	*, R5		base for test data and test routine	
00016D30	00016D78			21422+T447	DC	A(X447)		address of test routine	
00016D34	01BF			21423+	DC	H'447'		test number	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00016D36	00			21424+	DC	X'00'	
00016D37	D1			21425+	DC	HL1'209'	i5
00016D38	E5C5E5C1 D3404040			21426+	DC	CL8'VEVAL'	instruction name
00016D40	00016DC8			21427+	DC	A(RE447+16)	address of v2 source
00016D44	00016DD8			21428+	DC	A(RE447+32)	address of v3 source
00016D48	00016DE8			21429+	DC	A(RE447+48)	address of v4 source
00016D4C	00000010			21430+	DC	A(16)	result length
00016D50	00016DB8			21431+REA447	DC	A(RE447)	result address
00016D58	00000000 00000000			21432+	DS	FD	gap
00016D60	00000000 00000000			21433+V10447	DS	XL16	V1 output
00016D68	00000000 00000000						
00016D70	00000000 00000000			21434+	DS	FD	gap
				21435+*			
00016D78				21436+X447	DS	0F	
00016D78	B982 0011			21437+	XGR	R1, R1	
00016D7C	4110 8E94		00001094	21438+	LA	R1, V1FUDGE	load v1 fudge
00016D80	E711 0000 0006		00000000	21439+	VL	v1, 0(R1)	use v21 to test decoder
00016D86	E310 5010 0014		00000010	21440+	LGF	R1, V2ADDR	load v2 source
00016D8C	E721 0000 0006		00000000	21441+	VL	v2, 0(R1)	use v22 to test decoder
00016D92	E310 5014 0014		00000014	21442+	LGF	R1, V3ADDR	load v3 source
00016D98	E731 0000 0006		00000000	21443+	VL	v3, 0(R1)	use v23 to test decoder
00016D9E	E310 5018 0014		00000018	21444+	LGF	R1, V4ADDR	load v4 source
00016DA4	E741 0000 0006		00000000	21445+	VL	v4, 0(R1)	use v24 to test decoder
00016DAA				21448+	DS	0H	E788 VEVAL
00016DAA	E7			21449+	DC	X'E7'	- Vector Evaluate
00016DAB	12			21450+	DC	X'12'	v1, v2
00016DAC	30			21451+	DC	X'30'	v3, reserved
00016DAD	D1			21452+	DC	HL1'209'	i5
00016DAE	40			21453+	DC	x'40'	v4, RXB
00016DAF	88			21454+	DC	X'88'	
00016DB0	E710 5030 000E		00016D60	21456+	VST	V1, V10447	save v1 output
00016DB6	07FB			21457+	BR	R11	return
00016DB8				21458+RE447	DC	0F	xl16 expected result
00016DB8				21459+	DROP	R5	
00016DB8	DDDDDDDD AAAAAAAA			21460	DC	XL16'DDDDDDDD AAAAAAAA 66666666 DDDDDDDD'	result
00016DC0	66666666 DDDDDDDD						
00016DC8	33333333 55555555			21461	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00016DD0	99999999 AAAAAAAA						
00016DD8	11111111 22222222			21462	DC	XL16'11111111 22222222 44444444 88888888'	v3
00016DE0	44444444 88888888						
00016DE8	FFFFFFFF EEEEEEEE			21463	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
00016DF0	DDDDDDDD BBBBBBBB						
				21464			
				21465	VRI_K	VEVAL, 209	
00016DF8				21466+	DS	0FD	
00016DF8		00016DF8		21467+	USING	*, R5	base for test data and test routine
00016DF8	00016E40			21468+T448	DC	A(X448)	address of test routine
00016DFC	01C0			21469+	DC	H'448'	test number
00016DFE	00			21470+	DC	X'00'	
00016DFF	D1			21471+	DC	HL1'209'	i5
00016E00	E5C5E5C1 D3404040			21472+	DC	CL8'VEVAL'	instruction name
00016E08	00016E90			21473+	DC	A(RE448+16)	address of v2 source
00016E0C	00016EA0			21474+	DC	A(RE448+32)	address of v3 source
00016E10	00016EB0			21475+	DC	A(RE448+48)	address of v4 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00016E14	00000010			21476+	DC	A(16)	result length	
00016E18	00016E80			21477+REA448	DC	A(RE448)	result address	
00016E20	00000000 00000000			21478+	DS	FD	gap	
00016E28	00000000 00000000			21479+V10448	DS	XL16	V1 output	
00016E30	00000000 00000000							
00016E38	00000000 00000000			21480+	DS	FD	gap	
				21481+*				
00016E40				21482+X448	DS	0F		
00016E40	B982 0011			21483+	XGR	R1,R1		
00016E44	4110 8E94		00001094	21484+	LA	R1,V1FUDGE	load v1 fudge	
00016E48	E711 0000 0006		00000000	21485+	VL	v1,0(R1)	use v21 to test decoder	
00016E4E	E310 5010 0014		00000010	21486+	LGF	R1,V2ADDR	load v2 source	
00016E54	E721 0000 0006		00000000	21487+	VL	v2,0(R1)	use v22 to test decoder	
00016E5A	E310 5014 0014		00000014	21488+	LGF	R1,V3ADDR	load v3 source	
00016E60	E731 0000 0006		00000000	21489+	VL	v3,0(R1)	use v23 to test decoder	
00016E66	E310 5018 0014		00000018	21490+	LGF	R1,V4ADDR	load v4 source	
00016E6C	E741 0000 0006		00000000	21491+	VL	v4,0(R1)	use v24 to test decoder	
00016E72				21494+	DS	0H	E788 VEVAL	
00016E72	E7			21495+	DC	X'E7'	- Vector Evaluate	
00016E73	12			21496+	DC	X'12'	v1, v2	
00016E74	30			21497+	DC	X'30'	v3, reserved	
00016E75	D1			21498+	DC	HL1'209'	i5	
00016E76	40			21499+	DC	x'40'	v4, RXB	
00016E77	88			21500+	DC	X'88'		
00016E78	E710 5030 000E		00016E28	21502+	VST	V1,V10448	save v1 output	
00016E7E	07FB			21503+	BR	R11	return	
00016E80				21504+RE448	DC	0F	xl16 expected result	
00016E80				21505+	DROP	R5		
00016E80	AAAAAAAA 88888888			21506	DC	XL16'AAAAAAAA 88888888 11111111 44444444'	result	
00016E88	11111111 44444444							
00016E90	33333333 55555555			21507	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00016E98	66666666 99999999							
00016EA0	77777777 BBBB BBBB			21508	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00016EA8	DDDDDDDD EEEEEEEE							
00016EB0	AAAAAAAA CCCCCCCC			21509	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00016EB8	33333333 55555555							
				21510				
				21511 * i5 = 210:	/*	11010 010 +++ */		
				21512	VRI_K	VEVAL,210		
00016EC0				21513+	DS	0FD		
00016EC0		00016EC0		21514+	USING	*,R5	base for test data and test routine	
00016EC0	00016F08			21515+T449	DC	A(X449)	address of test routine	
00016EC4	01C1			21516+	DC	H'449'	test number	
00016EC6	00			21517+	DC	X'00'		
00016EC7	D2			21518+	DC	HL1'210'	i5	
00016EC8	E5C5E5C1 D3404040			21519+	DC	CL8'VEVAL'	instruction name	
00016ED0	00016F58			21520+	DC	A(RE449+16)	address of v2 source	
00016ED4	00016F68			21521+	DC	A(RE449+32)	address of v3 source	
00016ED8	00016F78			21522+	DC	A(RE449+48)	address of v4 source	
00016EDC	00000010			21523+	DC	A(16)	result length	
00016EE0	00016F48			21524+REA449	DC	A(RE449)	result address	
00016EE8	00000000 00000000			21525+	DS	FD	gap	
00016EF0	00000000 00000000			21526+V10449	DS	XL16	V1 output	
00016EF8	00000000 00000000							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00016F00	00000000 00000000			21527+ 21528+*	DS	FD	gap	
00016F08				21529+X449	DS	0F		
00016F08	B982 0011			21530+	XGR	R1, R1		
00016F0C	4110 8E94		00001094	21531+	LA	R1, V1FUDGE	load v1 fudge	
00016F10	E711 0000 0006		00000000	21532+	VL	v1, 0(R1)	use v21 to test decoder	
00016F16	E310 5010 0014		00000010	21533+	LGF	R1, V2ADDR	load v2 source	
00016F1C	E721 0000 0006		00000000	21534+	VL	v2, 0(R1)	use v22 to test decoder	
00016F22	E310 5014 0014		00000014	21535+	LGF	R1, V3ADDR	load v3 source	
00016F28	E731 0000 0006		00000000	21536+	VL	v3, 0(R1)	use v23 to test decoder	
00016F2E	E310 5018 0014		00000018	21537+	LGF	R1, V4ADDR	load v4 source	
00016F34	E741 0000 0006		00000000	21538+	VL	v4, 0(R1)	use v24 to test decoder	
00016F3A				21541+	DS	0H	E788 VEVAL	
00016F3A	E7			21542+	DC	X'E7'	- Vector Evaluate	
00016F3B	12			21543+	DC	X'12'	v1, v2	
00016F3C	30			21544+	DC	X'30'	v3, reserved	
00016F3D	D2			21545+	DC	HL1'210'	i5	
00016F3E	40			21546+	DC	x'40'	v4, RXB	
00016F3F	88			21547+	DC	X'88'		
00016F40	E710 5030 000E		00016EF0	21549+	VST	V1, V10449	save v1 output	
00016F46	07FB			21550+	BR	R11	return	
00016F48				21551+RE449	DC	0F	xl16 expected result	
00016F48				21552+	DR0P	R5		
00016F48	CCCCCCCC AAAAAAAAAA			21553	DC	XL16'CCCCCCCC AAAAAAAAAA 66666666 55555555'	result	
00016F50	66666666 55555555							
00016F58	33333333 55555555			21554	DC	XL16'33333333 55555555 99999999 AAAAAAAAAA'	v2	
00016F60	99999999 AAAAAAAAAA							
00016F68	11111111 22222222			21555	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00016F70	44444444 88888888							
00016F78	FFFFFFFF EEEEEEEE			21556	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00016F80	DDDDDDDD BBBB BBBB							
				21557				
				21558	VRI_K	VEVAL, 210		
00016F88				21559+	DS	0FD		
00016F88		00016F88		21560+	USING	*, R5	base for test data and test routine	
00016F88	00016FD0			21561+T450	DC	A(X450)	address of test routine	
00016F8C	01C2			21562+	DC	H'450'	test number	
00016F8E	00			21563+	DC	X'00'		
00016F8F	D2			21564+	DC	HL1'210'	i5	
00016F90	E5C5E5C1 D3404040			21565+	DC	CL8'VEVAL'	instruction name	
00016F98	00017020			21566+	DC	A(RE450+16)	address of v2 source	
00016F9C	00017030			21567+	DC	A(RE450+32)	address of v3 source	
00016FA0	00017040			21568+	DC	A(RE450+48)	address of v4 source	
00016FA4	00000010			21569+	DC	A(16)	result length	
00016FA8	00017010			21570+REA450	DC	A(RE450)	result address	
00016FB0	00000000 00000000			21571+	DS	FD	gap	
00016FB8	00000000 00000000			21572+V10450	DS	XL16	V1 output	
00016FC0	00000000 00000000							
00016FC8	00000000 00000000			21573+ 21574+*	DS	FD	gap	
00016FD0				21575+X450	DS	0F		
00016FD0	B982 0011			21576+	XGR	R1, R1		
00016FD4	4110 8E94		00001094	21577+	LA	R1, V1FUDGE	load v1 fudge	
00016FD8	E711 0000 0006		00000000	21578+	VL	v1, 0(R1)	use v21 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00016FDE	E310 5010 0014		00000010	21579+	LGF	R1,V2ADDR	load v2 source	
00016FE4	E721 0000 0006		00000000	21580+	VL	v2,0(R1)	use v22 to test decoder	
00016FEA	E310 5014 0014		00000014	21581+	LGF	R1,V3ADDR	load v3 source	
00016FF0	E731 0000 0006		00000000	21582+	VL	v3,0(R1)	use v23 to test decoder	
00016FF6	E310 5018 0014		00000018	21583+	LGF	R1,V4ADDR	load v4 source	
00016FFC	E741 0000 0006		00000000	21584+	VL	v4,0(R1)	use v24 to test decoder	
00017002				21587+	DS	0H	E788 VEVAL	
00017002	E7			21588+	DC	X'E7'	- Vector Evaluate	
00017003	12			21589+	DC	X'12'	v1, v2	
00017004	30			21590+	DC	X'30'	v3, reserved	
00017005	D2			21591+	DC	HL1'210'	i5	
00017006	40			21592+	DC	x'40'	v4, RXB	
00017007	88			21593+	DC	X'88'		
00017008	E710 5030 000E		00016FB8	21595+	VST	V1,V10450	save v1 output	
0001700E	07FB			21596+	BR	R11	return	
00017010				21597+RE450	DC	0F	xl16 expected result	
00017010				21598+	DROP	R5		
00017010	99999999 99999999			21599	DC	XL16'99999999 99999999 55555555 CCCCCCCC'	result	
00017018	55555555 CCCCCCCC							
00017020	33333333 55555555			21600	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00017028	66666666 99999999							
00017030	77777777 BBBB BBBB			21601	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00017038	DDDDDDDD EEEEEEEE							
00017040	AAAAAAAA CCCCCCCC			21602	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00017048	33333333 55555555							
				21603				
				21604 * i5 = 211:		/* 11010 011 +++ */		
00017050				21605	VRI_K	VEVAL,211		
00017050		00017050		21606+	DS	0FD		
00017050	00017098			21607+	USING	*,R5	base for test data and test routine	
00017050	01C3			21608+T451	DC	A(X451)	address of test routine	
00017054	00			21609+	DC	H'451'	test number	
00017056	00			21610+	DC	X'00'		
00017057	D3			21611+	DC	HL1'211'	i5	
00017058	E5C5E5C1 D3404040			21612+	DC	CL8'VEVAL'	instruction name	
00017060	000170E8			21613+	DC	A(RE451+16)	address of v2 source	
00017064	000170F8			21614+	DC	A(RE451+32)	address of v3 source	
00017068	00017108			21615+	DC	A(RE451+48)	address of v4 source	
0001706C	00000010			21616+	DC	A(16)	result length	
00017070	000170D8			21617+REA451	DC	A(RE451)	result address	
00017078	00000000 00000000			21618+	DS	FD	gap	
00017080	00000000 00000000			21619+V10451	DS	XL16	V1 output	
00017088	00000000 00000000							
00017090	00000000 00000000			21620+	DS	FD	gap	
				21621+*				
00017098				21622+X451	DS	0F		
00017098	B982 0011			21623+	XGR	R1,R1		
0001709C	4110 8E94		00001094	21624+	LA	R1,V1FUDGE	load v1 fudge	
000170A0	E711 0000 0006		00000000	21625+	VL	v1,0(R1)	use v21 to test decoder	
000170A6	E310 5010 0014		00000010	21626+	LGF	R1,V2ADDR	load v2 source	
000170AC	E721 0000 0006		00000000	21627+	VL	v2,0(R1)	use v22 to test decoder	
000170B2	E310 5014 0014		00000014	21628+	LGF	R1,V3ADDR	load v3 source	
000170B8	E731 0000 0006		00000000	21629+	VL	v3,0(R1)	use v23 to test decoder	
000170BE	E310 5018 0014		00000018	21630+	LGF	R1,V4ADDR	load v4 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000170C4	E741 0000 0006		00000000	21631+	VL	v4,0(R1)	use v24 to test decoder	
000170CA				21634+	DS	0H	E788 VEVAL	
000170CA	E7			21635+	DC	X'E7'	- Vector Evaluate	
000170CB	12			21636+	DC	X'12'	v1, v2	
000170CC	30			21637+	DC	X'30'	v3, reserved	
000170CD	D3			21638+	DC	HL1'211'	i5	
000170CE	40			21639+	DC	x'40'	v4, RXB	
000170CF	88			21640+	DC	X'88'		
000170D0	E710 5030 000E		00017080	21642+	VST	V1,V10451	save v1 output	
000170D6	07FB			21643+	BR	R11	return	
000170D8				21644+RE451	DC	0F	xl16 expected result	
000170D8				21645+	DR0P	R5		
000170D8	DDDDDDDD AAAAAAAA			21646	DC	XL16'DDDDDDDD AAAAAAAA 66666666 DDDDDDDD'	result	
000170E0	66666666 DDDDDDDD							
000170E8	33333333 55555555			21647	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
000170F0	99999999 AAAAAAAA							
000170F8	11111111 22222222			21648	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00017100	44444444 88888888							
00017108	FFFFFFFF EEEEEEEE			21649	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00017110	DDDDDDDD BBBBBBBB							
				21650				
00017118				21651	VRI_K	VEVAL, 211		
00017118		00017118		21652+	DS	0FD		
00017118	00017160			21653+	USING	*,R5	base for test data and test routine	
0001711C	01C4			21654+T452	DC	A(X452)	address of test routine	
0001711E	00			21655+	DC	H'452'	test number	
0001711F	D3			21656+	DC	X'00'		
00017120	E5C5E5C1 D3404040			21657+	DC	HL1'211'	i5	
00017128	000171B0			21658+	DC	CL8'VEVAL'	instruction name	
0001712C	000171C0			21659+	DC	A(RE452+16)	address of v2 source	
00017130	000171D0			21660+	DC	A(RE452+32)	address of v3 source	
00017134	00000010			21661+	DC	A(RE452+48)	address of v4 source	
00017138	000171A0			21662+	DC	A(16)	result length	
00017140	00000000 00000000			21663+REA452	DC	A(RE452)	result address	
00017148	00000000 00000000			21664+	DS	FD	gap	
00017150	00000000 00000000			21665+V10452	DS	XL16	V1 output	
00017158	00000000 00000000							
				21666+	DS	FD	gap	
				21667+*				
00017160				21668+X452	DS	0F		
00017160	B982 0011			21669+	XGR	R1,R1		
00017164	4110 8E94		00001094	21670+	LA	R1,V1FUDGE	load v1 fudge	
00017168	E711 0000 0006		00000000	21671+	VL	v1,0(R1)	use v21 to test decoder	
0001716E	E310 5010 0014		00000010	21672+	LGF	R1,V2ADDR	load v2 source	
00017174	E721 0000 0006		00000000	21673+	VL	v2,0(R1)	use v22 to test decoder	
0001717A	E310 5014 0014		00000014	21674+	LGF	R1,V3ADDR	load v3 source	
00017180	E731 0000 0006		00000000	21675+	VL	v3,0(R1)	use v23 to test decoder	
00017186	E310 5018 0014		00000018	21676+	LGF	R1,V4ADDR	load v4 source	
0001718C	E741 0000 0006		00000000	21677+	VL	v4,0(R1)	use v24 to test decoder	
00017192				21680+	DS	0H	E788 VEVAL	
00017192	E7			21681+	DC	X'E7'	- Vector Evaluate	
00017193	12			21682+	DC	X'12'	v1, v2	
00017194	30			21683+	DC	X'30'	v3, reserved	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00017195	D3			21684+	DC	HL1'211'	i5		
00017196	40			21685+	DC	x'40'	v4, RXB		
00017197	88			21686+	DC	X'88'			
00017198	E710 5030 000E		00017148	21688+	VST	V1,V10452	save v1 output		
0001719E	07FB			21689+	BR	R11	return		
000171A0				21690+RE452	DC	0F	xl16 expected result		
000171A0				21691+	DR0P	R5			
000171A0	BBBBBBBB 99999999			21692	DC	XL16'BBBBBBBB 99999999 55555555 CCCCCCCC'	result		
000171A8	55555555 CCCCCCCC								
000171B0	33333333 55555555			21693	DC	XL16'33333333 55555555 66666666 99999999'	v2		
000171B8	66666666 99999999								
000171C0	77777777 BBBBBBBB			21694	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
000171C8	DDDDDDDD EEEEEEEE								
000171D0	AAAAAAAA CCCCCCCC			21695	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
000171D8	33333333 55555555								
				21696					
				21697 * i5 = 212:		/* 11010 100 +++ */			
000171E0				21698	VRI_K	VEVAL,212			
000171E0		000171E0		21699+	DS	0FD			
000171E0	00017228			21700+	USING	*,R5	base for test data and test routine		
000171E4	01C5			21701+T453	DC	A(X453)	address of test routine		
000171E6	00			21702+	DC	H'453'	test number		
000171E7	D4			21703+	DC	X'00'			
000171E8	E5C5E5C1 D3404040			21704+	DC	HL1'212'	i5		
000171F0	00017278			21705+	DC	CL8'VEVAL'	instruction name		
000171F4	00017288			21706+	DC	A(RE453+16)	address of v2 source		
000171F8	00017298			21707+	DC	A(RE453+32)	address of v3 source		
000171FC	00000010			21708+	DC	A(RE453+48)	address of v4 source		
00017200	00017268			21709+	DC	A(16)	result length		
00017208	00000000 00000000			21710+REA453	DC	A(RE453)	result address		
00017210	00000000 00000000			21711+	DS	FD	gap		
00017218	00000000 00000000			21712+V10453	DS	XL16	V1 output		
00017220	00000000 00000000								
				21713+	DS	FD	gap		
				21714+*					
00017228				21715+X453	DS	0F			
00017228	B982 0011			21716+	XGR	R1,R1			
0001722C	4110 8E94		00001094	21717+	LA	R1,V1FUDGE	load v1 fudge		
00017230	E711 0000 0006		00000000	21718+	VL	v1,0(R1)	use v21 to test decoder		
00017236	E310 5010 0014		00000010	21719+	LGF	R1,V2ADDR	load v2 source		
0001723C	E721 0000 0006		00000000	21720+	VL	v2,0(R1)	use v22 to test decoder		
00017242	E310 5014 0014		00000014	21721+	LGF	R1,V3ADDR	load v3 source		
00017248	E731 0000 0006		00000000	21722+	VL	v3,0(R1)	use v23 to test decoder		
0001724E	E310 5018 0014		00000018	21723+	LGF	R1,V4ADDR	load v4 source		
00017254	E741 0000 0006		00000000	21724+	VL	v4,0(R1)	use v24 to test decoder		
0001725A				21727+	DS	0H	E788 VEVAL		
0001725A	E7			21728+	DC	X'E7'	- Vector Evaluate		
0001725B	12			21729+	DC	X'12'	v1, v2		
0001725C	30			21730+	DC	X'30'	v3, reserved		
0001725D	D4			21731+	DC	HL1'212'	i5		
0001725E	40			21732+	DC	x'40'	v4, RXB		
0001725F	88			21733+	DC	X'88'			
00017260	E710 5030 000E		00017210	21735+	VST	V1,V10453	save v1 output		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00017266	07FB			21736+	BR	R11	return		
00017268				21737+RE453	DC	0F	xl16 expected result		
00017268				21738+	DROP	R5			
00017268	EEEEEEEE	EEEEEEEE		21739	DC	XL16'	EEEEEEEE EEEEEEEE FFFFFFFF 77777777'	result	
00017270	FFFFFFFF	77777777							
00017278	33333333	55555555		21740	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00017280	99999999	AAAAAAA							
00017288	11111111	22222222		21741	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00017290	44444444	88888888							
00017298	FFFFFFFF	EEEEEEEE		21742	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
000172A0	DDDDDDDD	BBBBBBBB							
000172A8				21743					
000172A8				21744	VRI_K	VEVAL, 212			
000172A8			000172A8	21745+	DS	0FD			
000172A8	000172F0			21746+	USING	*, R5	base for test data and test routine		
000172AC	01C6			21747+T454	DC	A(X454)	address of test routine		
000172AE	00			21748+	DC	H'454'	test number		
000172AF	D4			21749+	DC	X'00'			
000172B0	E5C5E5C1	D3404040		21750+	DC	HL1'212'	i5		
000172B8	00017340			21751+	DC	CL8'VEVAL'	instruction name		
000172BC	00017350			21752+	DC	A(RE454+16)	address of v2 source		
000172C0	00017360			21753+	DC	A(RE454+32)	address of v3 source		
000172C4	00000010			21754+	DC	A(RE454+48)	address of v4 source		
000172C8	00017330			21755+	DC	A(16)	result length		
000172D0	00000000	00000000		21756+REA454	DC	A(RE454)	result address		
000172D8	00000000	00000000		21757+	DS	FD	gap		
000172E0	00000000	00000000		21758+V10454	DS	XL16	V1 output		
000172E8	00000000	00000000							
000172F0				21759+	DS	FD	gap		
000172F0				21760+*					
000172F0	B982 0011			21761+X454	DS	0F			
000172F4	4110 8E94		00001094	21762+	XGR	R1, R1			
000172F8	E711 0000 0006		00000000	21763+	LA	R1, V1FUDGE	load v1 fudge		
000172FE	E310 5010 0014		00000010	21764+	VL	v1, 0(R1)	use v21 to test decoder		
00017304	E721 0000 0006		00000000	21765+	LGF	R1, V2ADDR	load v2 source		
0001730A	E310 5014 0014		00000014	21766+	VL	v2, 0(R1)	use v22 to test decoder		
00017310	E731 0000 0006		00000000	21767+	LGF	R1, V3ADDR	load v3 source		
00017316	E310 5018 0014		00000018	21768+	VL	v3, 0(R1)	use v23 to test decoder		
0001731C	E741 0000 0006		00000000	21769+	LGF	R1, V4ADDR	load v4 source		
00017322				21770+	VL	v4, 0(R1)	use v24 to test decoder		
00017322	E7			21773+	DS	0H	E788 VEVAL		
00017323	12			21774+	DC	X'E7'	- Vector Evaluate		
00017324	30			21775+	DC	X'12'	v1, v2		
00017325	D4			21776+	DC	X'30'	v3, reserved		
00017326	40			21777+	DC	HL1'212'	i5		
00017327	88			21778+	DC	x'40'	v4, RXB		
00017328	E710 5030 000E		000172D8	21779+	DC	X'88'			
0001732E	07FB			21781+	VST	V1, V10454	save v1 output		
00017330				21782+	BR	R11	return		
00017330				21783+RE454	DC	0F	xl16 expected result		
00017330				21784+	DROP	R5			
00017330	88888888	CCCCCCCC		21785	DC	XL16'	88888888 CCCCCCCC 33333333 55555555'	result	
00017338	33333333	55555555							
00017340	33333333	55555555		21786	DC	XL16'	33333333 55555555 66666666 99999999'	v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00017348	66666666	99999999								
00017350	77777777	BBBBBBBB		21787	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD	EEEEEEEE' v3
00017358	DDDDDDDD	EEEEEEEE								
00017360	AAAAAAAA	CCCCCCCC		21788	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333	55555555' v4
00017368	33333333	55555555								
				21789						
				21790	*	i5 =	213:	/*	11010 101	+++ */
				21791		VRI_K	VEVAL,	213		
00017370				21792+	DS	0FD				
00017370			00017370	21793+	USING	*,R5				base for test data and test routine
00017370	000173B8			21794+	T455	DC	A(X455)			address of test routine
00017374	01C7			21795+	DC	H'455'				test number
00017376	00			21796+	DC	X'00'				
00017377	D5			21797+	DC	HL1'213'				i5
00017378	E5C5E5C1	D3404040		21798+	DC	CL8'VEVAL'				instruction name
00017380	00017408			21799+	DC	A(RE455+16)				address of v2 source
00017384	00017418			21800+	DC	A(RE455+32)				address of v3 source
00017388	00017428			21801+	DC	A(RE455+48)				address of v4 source
0001738C	00000010			21802+	DC	A(16)				result length
00017390	000173F8			21803+	REA455	DC	A(RE455)			result address
00017398	00000000	00000000		21804+	DS	FD				gap
000173A0	00000000	00000000		21805+	V10455	DS	XL16			V1 output
000173A8	00000000	00000000								
000173B0	00000000	00000000		21806+	DS	FD				gap
				21807+*						
000173B8				21808+	X455	DS	0F			
000173B8	B982	0011		21809+	XGR	R1,R1				
000173BC	4110	8E94	00001094	21810+	LA	R1,V1FUDGE				load v1 fudge
000173C0	E711	0000	0006	21811+	VL	v1,0(R1)				use v21 to test decoder
000173C6	E310	5010	0014	21812+	LGF	R1,V2ADDR				load v2 source
000173CC	E721	0000	0006	21813+	VL	v2,0(R1)				use v22 to test decoder
000173D2	E310	5014	0014	21814+	LGF	R1,V3ADDR				load v3 source
000173D8	E731	0000	0006	21815+	VL	v3,0(R1)				use v23 to test decoder
000173DE	E310	5018	0014	21816+	LGF	R1,V4ADDR				load v4 source
000173E4	E741	0000	0006	21817+	VL	v4,0(R1)				use v24 to test decoder
000173EA				21820+	DS	0H				E788 VEVAL
000173EA	E7			21821+	DC	X'E7'				- Vector Evaluate
000173EB	12			21822+	DC	X'12'				v1, v2
000173EC	30			21823+	DC	X'30'				v3, reserved
000173ED	D5			21824+	DC	HL1'213'				i5
000173EE	40			21825+	DC	x'40'				v4, RXB
000173EF	88			21826+	DC	X'88'				
000173F0	E710	5030	000E	21828+	VST	V1,V10455				save v1 output
000173F6	07FB		000173A0	21829+	BR	R11				return
000173F8				21830+	RE455	DC	0F			xl16 expected result
000173F8				21831+	DROP	R5				
000173F8	FFFFFFFF	EEEEEEEE		21832	DC	XL16'	FFFFFFFF	EEEEEEEE	FFFFFFFF	FFFFFFFF' result
00017400	FFFFFFFF	FFFFFFFF								
00017408	33333333	55555555		21833	DC	XL16'	33333333	55555555	99999999	AAAAAAAA' v2
00017410	99999999	AAAAAAAA								
00017418	11111111	22222222		21834	DC	XL16'	11111111	22222222	44444444	88888888' v3
00017420	44444444	88888888								
00017428	FFFFFFFF	EEEEEEEE		21835	DC	XL16'	FFFFFFFF	EEEEEEEE	DDDDDDDD	BBBBBBBB' v4
00017430	DDDDDDDD	BBBBBBBB								

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				21836					
				21837	VRI_K	VEVAL, 213			
00017438				21838+	DS	0FD			
00017438		00017438		21839+	USING	*,R5		base for test data and test routine	
00017438	00017480			21840+T456	DC	A(X456)		address of test routine	
0001743C	01C8			21841+	DC	H'456'		test number	
0001743E	00			21842+	DC	X'00'			
0001743F	D5			21843+	DC	HL1'213'		i5	
00017440	E5C5E5C1 D3404040			21844+	DC	CL8'VEVAL'		instruction name	
00017448	000174D0			21845+	DC	A(RE456+16)		address of v2 source	
0001744C	000174E0			21846+	DC	A(RE456+32)		address of v3 source	
00017450	000174F0			21847+	DC	A(RE456+48)		address of v4 source	
00017454	00000010			21848+	DC	A(16)		result length	
00017458	000174C0			21849+REA456	DC	A(RE456)		result address	
00017460	00000000 00000000			21850+	DS	FD		gap	
00017468	00000000 00000000			21851+V10456	DS	XL16		V1 output	
00017470	00000000 00000000								
00017478	00000000 00000000			21852+	DS	FD		gap	
				21853+*					
00017480				21854+X456	DS	0F			
00017480	B982 0011			21855+	XGR	R1,R1			
00017484	4110 8E94		00001094	21856+	LA	R1,V1FUDGE		load v1 fudge	
00017488	E711 0000 0006		00000000	21857+	VL	v1,0(R1)		use v21 to test decoder	
0001748E	E310 5010 0014		00000010	21858+	LGF	R1,V2ADDR		load v2 source	
00017494	E721 0000 0006		00000000	21859+	VL	v2,0(R1)		use v22 to test decoder	
0001749A	E310 5014 0014		00000014	21860+	LGF	R1,V3ADDR		load v3 source	
000174A0	E731 0000 0006		00000000	21861+	VL	v3,0(R1)		use v23 to test decoder	
000174A6	E310 5018 0014		00000018	21862+	LGF	R1,V4ADDR		load v4 source	
000174AC	E741 0000 0006		00000000	21863+	VL	v4,0(R1)		use v24 to test decoder	
000174B2				21866+	DS	0H		E788 VEVAL	
000174B2	E7			21867+	DC	X'E7'		- Vector Evaluate	
000174B3	12			21868+	DC	X'12'		v1, v2	
000174B4	30			21869+	DC	X'30'		v3, reserved	
000174B5	D5			21870+	DC	HL1'213'		i5	
000174B6	40			21871+	DC	x'40'		v4, RXB	
000174B7	88			21872+	DC	X'88'			
000174B8	E710 5030 000E		00017468	21874+	VST	V1,V10456		save v1 output	
000174BE	07FB			21875+	BR	R11		return	
000174C0				21876+RE456	DC	0F		xl16 expected result	
000174C0				21877+	DROP	R5			
000174C0	AAAAAAAA CCCCCCCC			21878	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		result	
000174C8	33333333 55555555								
000174D0	33333333 55555555			21879	DC	XL16'33333333 55555555 66666666 99999999'		v2	
000174D8	66666666 99999999								
000174E0	77777777 BBBB BBBB			21880	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
000174E8	DDDDDDDD EEEEEEEE								
000174F0	AAAAAAAA CCCCCCCC			21881	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
000174F8	33333333 55555555								
				21882					
				21883 * i5 = 214:	/*	11010 110 +++ */			
				21884	VRI_K	VEVAL, 214			
00017500				21885+	DS	0FD			
00017500		00017500		21886+	USING	*,R5		base for test data and test routine	
00017500	00017548			21887+T457	DC	A(X457)		address of test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00017504	01C9			21888+	DC	H'457'	test number
00017506	00			21889+	DC	X'00'	
00017507	D6			21890+	DC	HL1'214'	i5
00017508	E5C5E5C1 D3404040			21891+	DC	CL8'VEVAL'	instruction name
00017510	00017598			21892+	DC	A(RE457+16)	address of v2 source
00017514	000175A8			21893+	DC	A(RE457+32)	address of v3 source
00017518	000175B8			21894+	DC	A(RE457+48)	address of v4 source
0001751C	00000010			21895+	DC	A(16)	result length
00017520	00017588			21896+REA457	DC	A(RE457)	result address
00017528	00000000 00000000			21897+	DS	FD	gap
00017530	00000000 00000000			21898+V10457	DS	XL16	V1 output
00017538	00000000 00000000						
00017540	00000000 00000000			21899+	DS	FD	gap
				21900+*			
00017548				21901+X457	DS	0F	
00017548	B982 0011			21902+	XGR	R1,R1	
0001754C	4110 8E94		00001094	21903+	LA	R1,V1FUDGE	load v1 fudge
00017550	E711 0000 0006		00000000	21904+	VL	v1,0(R1)	use v21 to test decoder
00017556	E310 5010 0014		00000010	21905+	LGF	R1,V2ADDR	load v2 source
0001755C	E721 0000 0006		00000000	21906+	VL	v2,0(R1)	use v22 to test decoder
00017562	E310 5014 0014		00000014	21907+	LGF	R1,V3ADDR	load v3 source
00017568	E731 0000 0006		00000000	21908+	VL	v3,0(R1)	use v23 to test decoder
0001756E	E310 5018 0014		00000018	21909+	LGF	R1,V4ADDR	load v4 source
00017574	E741 0000 0006		00000000	21910+	VL	v4,0(R1)	use v24 to test decoder
0001757A				21913+	DS	0H	E788 VEVAL
0001757A	E7			21914+	DC	X'E7'	- Vector Evaluate
0001757B	12			21915+	DC	X'12'	v1, v2
0001757C	30			21916+	DC	X'30'	v3, reserved
0001757D	D6			21917+	DC	HL1'214'	i5
0001757E	40			21918+	DC	x'40'	v4, RXB
0001757F	88			21919+	DC	X'88'	
00017580	E710 5030 000E		00017530	21921+	VST	V1,V10457	save v1 output
00017586	07FB			21922+	BR	R11	return
00017588				21923+RE457	DC	0F	xl16 expected result
00017588				21924+	DROP	R5	
00017588	EEEEEEEE EEEEEEEE			21925	DC	XL16'EEEEEEEE EEEEEEEE FFFFFFFF 77777777'	result
00017590	FFFFFFFF 77777777						
00017598	33333333 55555555			21926	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
000175A0	99999999 AAAAAAAA						
000175A8	11111111 22222222			21927	DC	XL16'11111111 22222222 44444444 88888888'	v3
000175B0	44444444 88888888						
000175B8	FFFFFFFF EEEEEEEE			21928	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
000175C0	DDDDDDDD BBBB BBBB						
				21929			
				21930	VRI_K	VEVAL, 214	
000175C8				21931+	DS	0FD	
000175C8		000175C8		21932+	USING	*,R5	base for test data and test routine
000175C8	00017610			21933+T458	DC	A(X458)	address of test routine
000175CC	01CA			21934+	DC	H'458'	test number
000175CE	00			21935+	DC	X'00'	
000175CF	D6			21936+	DC	HL1'214'	i5
000175D0	E5C5E5C1 D3404040			21937+	DC	CL8'VEVAL'	instruction name
000175D8	00017660			21938+	DC	A(RE458+16)	address of v2 source
000175DC	00017670			21939+	DC	A(RE458+32)	address of v3 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000175E0	00017680			21940+	DC	A(RE458+48)	address of v4 source	
000175E4	00000010			21941+	DC	A(16)	result length	
000175E8	00017650			21942+REA458	DC	A(RE458)	result address	
000175F0	00000000 00000000			21943+	DS	FD	gap	
000175F8	00000000 00000000			21944+V10458	DS	XL16	V1 output	
00017600	00000000 00000000							
00017608	00000000 00000000			21945+	DS	FD	gap	
				21946+*				
00017610				21947+X458	DS	0F		
00017610	B982 0011			21948+	XGR	R1,R1		
00017614	4110 8E94		00001094	21949+	LA	R1,V1FUDGE	load v1 fudge	
00017618	E711 0000 0006		00000000	21950+	VL	v1,0(R1)	use v21 to test decoder	
0001761E	E310 5010 0014		00000010	21951+	LGF	R1,V2ADDR	load v2 source	
00017624	E721 0000 0006		00000000	21952+	VL	v2,0(R1)	use v22 to test decoder	
0001762A	E310 5014 0014		00000014	21953+	LGF	R1,V3ADDR	load v3 source	
00017630	E731 0000 0006		00000000	21954+	VL	v3,0(R1)	use v23 to test decoder	
00017636	E310 5018 0014		00000018	21955+	LGF	R1,V4ADDR	load v4 source	
0001763C	E741 0000 0006		00000000	21956+	VL	v4,0(R1)	use v24 to test decoder	
00017642				21959+	DS	0H	E788 VEVAL	
00017642	E7			21960+	DC	X'E7'	- Vector Evaluate	
00017643	12			21961+	DC	X'12'	v1, v2	
00017644	30			21962+	DC	X'30'	v3, reserved	
00017645	D6			21963+	DC	HL1'214'	i5	
00017646	40			21964+	DC	x'40'	v4, RXB	
00017647	88			21965+	DC	X'88'		
00017648	E710 5030 000E		000175F8	21967+	VST	V1,V10458	save v1 output	
0001764E	07FB			21968+	BR	R11	return	
00017650				21969+RE458	DC	0F	xl16 expected result	
00017650				21970+	DROP	R5		
00017650	99999999 DDDDDDDD			21971	DC	XL16'99999999 DDDDDDDD 77777777 DDDDDDDD'	result	
00017658	77777777 DDDDDDDD							
00017660	33333333 55555555			21972	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00017668	66666666 99999999							
00017670	77777777 BBBB BBBB			21973	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00017678	DDDDDDDD EEEEEEEE							
00017680	AAAAAAAA CCCCCCCC			21974	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00017688	33333333 55555555							
				21975				
				21976 * i5 = 215:		/* 11010 111 +++ */		
				21977	VRI_K	VEVAL,215		
00017690				21978+	DS	0FD		
00017690		00017690		21979+	USING	*,R5	base for test data and test routine	
00017690	000176D8			21980+T459	DC	A(X459)	address of test routine	
00017694	01CB			21981+	DC	H'459'	test number	
00017696	00			21982+	DC	X'00'		
00017697	D7			21983+	DC	HL1'215'	i5	
00017698	E5C5E5C1 D3404040			21984+	DC	CL8'VEVAL'	instruction name	
000176A0	00017728			21985+	DC	A(RE459+16)	address of v2 source	
000176A4	00017738			21986+	DC	A(RE459+32)	address of v3 source	
000176A8	00017748			21987+	DC	A(RE459+48)	address of v4 source	
000176AC	00000010			21988+	DC	A(16)	result length	
000176B0	00017718			21989+REA459	DC	A(RE459)	result address	
000176B8	00000000 00000000			21990+	DS	FD	gap	
000176C0	00000000 00000000			21991+V10459	DS	XL16	V1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000176C8	00000000 00000000								
000176D0	00000000 00000000			21992+	DS	FD	gap		
				21993+*					
000176D8				21994+X459	DS	0F			
000176D8	B982 0011			21995+	XGR	R1,R1			
000176DC	4110 8E94		00001094	21996+	LA	R1,V1FUDGE	load v1 fudge		
000176E0	E711 0000 0006		00000000	21997+	VL	v1,0(R1)	use v21 to test decoder		
000176E6	E310 5010 0014		00000010	21998+	LGF	R1,V2ADDR	load v2 source		
000176EC	E721 0000 0006		00000000	21999+	VL	v2,0(R1)	use v22 to test decoder		
000176F2	E310 5014 0014		00000014	22000+	LGF	R1,V3ADDR	load v3 source		
000176F8	E731 0000 0006		00000000	22001+	VL	v3,0(R1)	use v23 to test decoder		
000176FE	E310 5018 0014		00000018	22002+	LGF	R1,V4ADDR	load v4 source		
00017704	E741 0000 0006		00000000	22003+	VL	v4,0(R1)	use v24 to test decoder		
0001770A				22006+	DS	0H	E788 VEVAL		
0001770A	E7			22007+	DC	X'E7'	- Vector Evaluate		
0001770B	12			22008+	DC	X'12'	v1, v2		
0001770C	30			22009+	DC	X'30'	v3, reserved		
0001770D	D7			22010+	DC	HL1'215'	i5		
0001770E	40			22011+	DC	x'40'	v4, RXB		
0001770F	88			22012+	DC	X'88'			
00017710	E710 5030 000E		000176C0	22014+	VST	V1,V10459	save v1 output		
00017716	07FB			22015+	BR	R11	return		
00017718				22016+RE459	DC	0F	xl16 expected result		
00017718				22017+	DROP	R5			
00017718	FFFFFFFF EEEEEEEE			22018	DC	XL16'FFFFFFFF EEEEEEEE FFFFFFFF FFFFFFFF'	result		
00017720	FFFFFFFF FFFFFFFF								
00017728	33333333 55555555			22019	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00017730	99999999 AAAAAAAA								
00017738	11111111 22222222			22020	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00017740	44444444 88888888								
00017748	FFFFFFFF EEEEEEEE			22021	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4		
00017750	DDDDDDDD BBBBBBBB								
				22022					
00017758				22023	VRI_K	VEVAL, 215			
00017758		00017758		22024+	DS	0FD			
00017758	000177A0			22025+	USING	*,R5	base for test data and test routine		
0001775C	01CC			22026+T460	DC	A(X460)	address of test routine		
0001775E	00			22027+	DC	H'460'	test number		
0001775F	D7			22028+	DC	X'00'			
00017760	E5C5E5C1 D3404040			22029+	DC	HL1'215'	i5		
00017768	000177F0			22030+	DC	CL8'VEVAL'	instruction name		
0001776C	00017800			22031+	DC	A(RE460+16)	address of v2 source		
00017770	00017810			22032+	DC	A(RE460+32)	address of v3 source		
00017774	00000010			22033+	DC	A(RE460+48)	address of v4 source		
00017778	000177E0			22034+	DC	A(16)	result length		
00017780	00000000 00000000			22035+REA460	DC	A(RE460)	result address		
00017788	00000000 00000000			22036+	DS	FD	gap		
00017790	00000000 00000000			22037+V10460	DS	XL16	V1 output		
00017798	00000000 00000000								
				22038+	DS	FD	gap		
				22039+*					
000177A0				22040+X460	DS	0F			
000177A0	B982 0011			22041+	XGR	R1,R1			
000177A4	4110 8E94		00001094	22042+	LA	R1,V1FUDGE	load v1 fudge		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000177A8	E711 0000 0006		00000000	22043+	VL	v1,0(R1)	use v21 to test decoder	
000177AE	E310 5010 0014		00000010	22044+	LGF	R1,V2ADDR	load v2 source	
000177B4	E721 0000 0006		00000000	22045+	VL	v2,0(R1)	use v22 to test decoder	
000177BA	E310 5014 0014		00000014	22046+	LGF	R1,V3ADDR	load v3 source	
000177C0	E731 0000 0006		00000000	22047+	VL	v3,0(R1)	use v23 to test decoder	
000177C6	E310 5018 0014		00000018	22048+	LGF	R1,V4ADDR	load v4 source	
000177CC	E741 0000 0006		00000000	22049+	VL	v4,0(R1)	use v24 to test decoder	
000177D2				22052+	DS	0H	E788 VEVAL	
000177D2	E7			22053+	DC	X'E7'	- Vector Evaluate	
000177D3	12			22054+	DC	X'12'	v1, v2	
000177D4	30			22055+	DC	X'30'	v3, reserved	
000177D5	D7			22056+	DC	HL1'215'	i5	
000177D6	40			22057+	DC	x'40'	v4, RXB	
000177D7	88			22058+	DC	X'88'		
000177D8	E710 5030 000E		00017788	22060+	VST	V1,V10460	save v1 output	
000177DE	07FB			22061+	BR	R11	return	
000177E0				22062+RE460	DC	0F	xl16 expected result	
000177E0				22063+	DROP	R5		
000177E0	BBBBBBBB DDDDDDDD			22064	DC	XL16'BBBBBBBB DDDDDDDD 77777777 DDDDDDDD'	result	
000177E8	77777777 DDDDDDDD							
000177F0	33333333 55555555			22065	DC	XL16'33333333 55555555 66666666 99999999'	v2	
000177F8	66666666 99999999							
00017800	77777777 BBBBBBBB			22066	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00017808	DDDDDDDD EEEEEEEE							
00017810	AAAAAAAA CCCCCCCC			22067	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00017818	33333333 55555555							
				22068				
				22069				
				22070 * Row 27				
				22071 * i5 = 216: /* 11011 000 +++ */				
				22072 VRI_K VEVAL,216				
00017820				22073+	DS	0FD		
00017820		00017820		22074+	USING	*,R5	base for test data and test routine	
00017820	00017868			22075+T461	DC	A(X461)	address of test routine	
00017824	01CD			22076+	DC	H'461'	test number	
00017826	00			22077+	DC	X'00'		
00017827	D8			22078+	DC	HL1'216'	i5	
00017828	E5C5E5C1 D3404040			22079+	DC	CL8'VEVAL'	instruction name	
00017830	000178B8			22080+	DC	A(RE461+16)	address of v2 source	
00017834	000178C8			22081+	DC	A(RE461+32)	address of v3 source	
00017838	000178D8			22082+	DC	A(RE461+48)	address of v4 source	
0001783C	00000010			22083+	DC	A(16)	result length	
00017840	000178A8			22084+REA461	DC	A(RE461)	result address	
00017848	00000000 00000000			22085+	DS	FD	gap	
00017850	00000000 00000000			22086+V10461	DS	XL16	V1 output	
00017858	00000000 00000000							
00017860	00000000 00000000			22087+	DS	FD	gap	
				22088+*				
00017868				22089+X461	DS	0F		
00017868	B982 0011			22090+	XGR	R1,R1		
0001786C	4110 8E94		00001094	22091+	LA	R1,V1FUDGE	load v1 fudge	
00017870	E711 0000 0006		00000000	22092+	VL	v1,0(R1)	use v21 to test decoder	
00017876	E310 5010 0014		00000010	22093+	LGF	R1,V2ADDR	load v2 source	
0001787C	E721 0000 0006		00000000	22094+	VL	v2,0(R1)	use v22 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00017882	E310 5014 0014		00000014	22095+	LGF	R1,V3ADDR	load v3 source	
00017888	E731 0000 0006		00000000	22096+	VL	v3,0(R1)	use v23 to test decoder	
0001788E	E310 5018 0014		00000018	22097+	LGF	R1,V4ADDR	load v4 source	
00017894	E741 0000 0006		00000000	22098+	VL	v4,0(R1)	use v24 to test decoder	
0001789A				22101+	DS	0H	E788 VEVAL	
0001789A	E7			22102+	DC	X'E7'	- Vector Evaluate	
0001789B	12			22103+	DC	X'12'	v1, v2	
0001789C	30			22104+	DC	X'30'	v3, reserved	
0001789D	D8			22105+	DC	HL1'216'	i5	
0001789E	40			22106+	DC	x'40'	v4, RXB	
0001789F	88			22107+	DC	X'88'		
000178A0	E710 5030 000E		00017850	22109+	VST	V1,V10461	save v1 output	
000178A6	07FB			22110+	BR	R11	return	
000178A8				22111+RE461	DC	0F	xl16 expected result	
000178A8				22112+	DR0P	R5		
000178A8	CCCCCCCC BBBB BBBB			22113	DC	XL16'CCCCCCCC BBBB BBBB 66666666 55555555'	result	
000178B0	66666666 55555555							
000178B8	33333333 55555555			22114	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
000178C0	99999999 AAAAAAAA							
000178C8	11111111 22222222			22115	DC	XL16'11111111 22222222 44444444 88888888'	v3	
000178D0	44444444 88888888							
000178D8	FFFFFFFF EEEEEEEE			22116	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
000178E0	DDDDDDDD BBBB BBBB							
				22117				
				22118	VRI_K	VEVAL, 216		
000178E8				22119+	DS	0FD		
000178E8		000178E8		22120+	USING	*,R5	base for test data and test routine	
000178E8	00017930			22121+T462	DC	A(X462)	address of test routine	
000178EC	01CE			22122+	DC	H'462'	test number	
000178EE	00			22123+	DC	X'00'		
000178EF	D8			22124+	DC	HL1'216'	i5	
000178F0	E5C5E5C1 D3404040			22125+	DC	CL8'VEVAL'	instruction name	
000178F8	00017980			22126+	DC	A(RE462+16)	address of v2 source	
000178FC	00017990			22127+	DC	A(RE462+32)	address of v3 source	
00017900	000179A0			22128+	DC	A(RE462+48)	address of v4 source	
00017904	00000010			22129+	DC	A(16)	result length	
00017908	00017970			22130+REA462	DC	A(RE462)	result address	
00017910	00000000 00000000			22131+	DS	FD	gap	
00017918	00000000 00000000			22132+V10462	DS	XL16	V1 output	
00017920	00000000 00000000							
00017928	00000000 00000000			22133+	DS	FD	gap	
				22134+*				
00017930				22135+X462	DS	0F		
00017930	B982 0011			22136+	XGR	R1,R1		
00017934	4110 8E94		00001094	22137+	LA	R1,V1FUDGE	load v1 fudge	
00017938	E711 0000 0006		00000000	22138+	VL	v1,0(R1)	use v21 to test decoder	
0001793E	E310 5010 0014		00000010	22139+	LGF	R1,V2ADDR	load v2 source	
00017944	E721 0000 0006		00000000	22140+	VL	v2,0(R1)	use v22 to test decoder	
0001794A	E310 5014 0014		00000014	22141+	LGF	R1,V3ADDR	load v3 source	
00017950	E731 0000 0006		00000000	22142+	VL	v3,0(R1)	use v23 to test decoder	
00017956	E310 5018 0014		00000018	22143+	LGF	R1,V4ADDR	load v4 source	
0001795C	E741 0000 0006		00000000	22144+	VL	v4,0(R1)	use v24 to test decoder	
00017962				22147+	DS	0H	E788 VEVAL	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00017962	E7			22148+	DC	X'E7'	- Vector Evaluate		
00017963	12			22149+	DC	X'12'	v1, v2		
00017964	30			22150+	DC	X'30'	v3, reserved		
00017965	D8			22151+	DC	HL1'216'	i5		
00017966	40			22152+	DC	x'40'	v4, RXB		
00017967	88			22153+	DC	X'88'			
00017968	E710 5030 000E		00017918	22155+	VST	V1,V10462	save v1 output		
0001796E	07FB			22156+	BR	R11	return		
00017970				22157+RE462	DC	0F	xl16 expected result		
00017970				22158+	DR0P	R5			
00017970	88888888 88888888			22159	DC	XL16'88888888 88888888 11111111 44444444'	result		
00017978	11111111 44444444								
00017980	33333333 55555555			22160	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00017988	66666666 99999999								
00017990	77777777 BBBB BBBB			22161	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00017998	DDDD DDDD EEEEEEEE								
000179A0	AAAA AAAA CCCCCCCC			22162	DC	XL16'AAAA AAAA CCCCCCCC 33333333 55555555'	v4		
000179A8	33333333 55555555								
				22163					
				22164 * i5 = 217:		/* 11011 001 +++ */			
				22165	VRI_K	VEVAL, 217			
000179B0				22166+	DS	0FD			
000179B0		000179B0		22167+	USING	*, R5	base for test data and test routine		
000179B0	000179F8			22168+T463	DC	A(X463)	address of test routine		
000179B4	01CF			22169+	DC	H'463'	test number		
000179B6	00			22170+	DC	X'00'			
000179B7	D9			22171+	DC	HL1'217'	i5		
000179B8	E5C5E5C1 D3404040			22172+	DC	CL8'VEVAL'	instruction name		
000179C0	00017A48			22173+	DC	A(RE463+16)	address of v2 source		
000179C4	00017A58			22174+	DC	A(RE463+32)	address of v3 source		
000179C8	00017A68			22175+	DC	A(RE463+48)	address of v4 source		
000179CC	00000010			22176+	DC	A(16)	result length		
000179D0	00017A38			22177+REA463	DC	A(RE463)	result address		
000179D8	00000000 00000000			22178+	DS	FD	gap		
000179E0	00000000 00000000			22179+V10463	DS	XL16	V1 output		
000179E8	00000000 00000000								
000179F0	00000000 00000000			22180+	DS	FD	gap		
				22181+*					
000179F8				22182+X463	DS	0F			
000179F8	B982 0011			22183+	XGR	R1, R1			
000179FC	4110 8E94		00001094	22184+	LA	R1, V1FUDGE	load v1 fudge		
00017A00	E711 0000 0006		00000000	22185+	VL	v1, 0(R1)	use v21 to test decoder		
00017A06	E310 5010 0014		00000010	22186+	LGF	R1, V2ADDR	load v2 source		
00017A0C	E721 0000 0006		00000000	22187+	VL	v2, 0(R1)	use v22 to test decoder		
00017A12	E310 5014 0014		00000014	22188+	LGF	R1, V3ADDR	load v3 source		
00017A18	E731 0000 0006		00000000	22189+	VL	v3, 0(R1)	use v23 to test decoder		
00017A1E	E310 5018 0014		00000018	22190+	LGF	R1, V4ADDR	load v4 source		
00017A24	E741 0000 0006		00000000	22191+	VL	v4, 0(R1)	use v24 to test decoder		
00017A2A				22194+	DS	0H	E788 VEVAL		
00017A2A	E7			22195+	DC	X'E7'	- Vector Evaluate		
00017A2B	12			22196+	DC	X'12'	v1, v2		
00017A2C	30			22197+	DC	X'30'	v3, reserved		
00017A2D	D9			22198+	DC	HL1'217'	i5		
00017A2E	40			22199+	DC	x'40'	v4, RXB		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00017A2F	88			22200+	DC	X'88'		
00017A30	E710 5030 000E		000179E0	22202+	VST	V1,V10463	save v1 output	
00017A36	07FB			22203+	BR	R11	return	
00017A38				22204+RE463	DC	0F	xl16 expected result	
00017A38				22205+	DROP	R5		
00017A38	DDDDDDDD BBBB BBBB			22206	DC	XL16'DDDDDDDD BBBB BBBB 66666666 DDDDDDDD'	result	
00017A40	66666666 DDDDDDDD							
00017A48	33333333 55555555			22207	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00017A50	99999999 AAAAAAAA							
00017A58	11111111 22222222			22208	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00017A60	44444444 88888888							
00017A68	FFFFFFFF EEEEEEEE			22209	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00017A70	DDDDDDDD BBBB BBBB							
				22210				
				22211	VRI_K	VEVAL, 217		
00017A78				22212+	DS	0FD		
00017A78		00017A78		22213+	USING	*, R5	base for test data and test routine	
00017A78	00017AC0			22214+T464	DC	A(X464)	address of test routine	
00017A7C	01D0			22215+	DC	H'464'	test number	
00017A7E	00			22216+	DC	X'00'		
00017A7F	D9			22217+	DC	HL1'217'	i5	
00017A80	E5C5E5C1 D3404040			22218+	DC	CL8'VEVAL'	instruction name	
00017A88	00017B10			22219+	DC	A(RE464+16)	address of v2 source	
00017A8C	00017B20			22220+	DC	A(RE464+32)	address of v3 source	
00017A90	00017B30			22221+	DC	A(RE464+48)	address of v4 source	
00017A94	00000010			22222+	DC	A(16)	result length	
00017A98	00017B00			22223+REA464	DC	A(RE464)	result address	
00017AA0	00000000 00000000			22224+	DS	FD	gap	
00017AA8	00000000 00000000			22225+V10464	DS	XL16	V1 output	
00017AB0	00000000 00000000							
00017AB8	00000000 00000000			22226+	DS	FD	gap	
				22227+*				
00017AC0				22228+X464	DS	0F		
00017AC0	B982 0011			22229+	XGR	R1, R1		
00017AC4	4110 8E94		00001094	22230+	LA	R1, V1FUDGE	load v1 fudge	
00017AC8	E711 0000 0006		00000000	22231+	VL	v1, 0(R1)	use v21 to test decoder	
00017ACE	E310 5010 0014		00000010	22232+	LGF	R1, V2ADDR	load v2 source	
00017AD4	E721 0000 0006		00000000	22233+	VL	v2, 0(R1)	use v22 to test decoder	
00017ADA	E310 5014 0014		00000014	22234+	LGF	R1, V3ADDR	load v3 source	
00017AE0	E731 0000 0006		00000000	22235+	VL	v3, 0(R1)	use v23 to test decoder	
00017AE6	E310 5018 0014		00000018	22236+	LGF	R1, V4ADDR	load v4 source	
00017AEC	E741 0000 0006		00000000	22237+	VL	v4, 0(R1)	use v24 to test decoder	
00017AF2				22240+	DS	0H	E788 VEVAL	
00017AF2	E7			22241+	DC	X'E7'	- Vector Evaluate	
00017AF3	12			22242+	DC	X'12'	v1, v2	
00017AF4	30			22243+	DC	X'30'	v3, reserved	
00017AF5	D9			22244+	DC	HL1'217'	i5	
00017AF6	40			22245+	DC	x'40'	v4, RXB	
00017AF7	88			22246+	DC	X'88'		
00017AF8	E710 5030 000E		00017AA8	22248+	VST	V1,V10464	save v1 output	
00017AFE	07FB			22249+	BR	R11	return	
00017B00				22250+RE464	DC	0F	xl16 expected result	
00017B00				22251+	DROP	R5		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00017B00	AAAAAAAA	88888888		22252	DC	XL16'	AAAAAAAA	88888888	11111111 44444444' result
00017B08	11111111	44444444							
00017B10	33333333	55555555		22253	DC	XL16'	33333333	55555555	66666666 99999999' v2
00017B18	66666666	99999999							
00017B20	77777777	BBBBBBBB		22254	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
00017B28	DDDDDDDD	EEEEEEEE							
00017B30	AAAAAAAA	CCCCCCCC		22255	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
00017B38	33333333	55555555							
				22256					
				22257	* i5 = 218:	/*	11011 010	+++	*/
				22258	VRI_K	VEVAL,	218		
00017B40				22259+	DS	0FD			
00017B40			00017B40	22260+	USING	*,R5			base for test data and test routine
00017B40	00017B88			22261+T465	DC	A(X465)			address of test routine
00017B44	01D1			22262+	DC	H'465'			test number
00017B46	00			22263+	DC	X'00'			
00017B47	DA			22264+	DC	HL1'218'			i5
00017B48	E5C5E5C1	D3404040		22265+	DC	CL8'VEVAL'			instruction name
00017B50	00017BD8			22266+	DC	A(RE465+16)			address of v2 source
00017B54	00017BE8			22267+	DC	A(RE465+32)			address of v3 source
00017B58	00017BF8			22268+	DC	A(RE465+48)			address of v4 source
00017B5C	00000010			22269+	DC	A(16)			result length
00017B60	00017BC8			22270+REA465	DC	A(RE465)			result address
00017B68	00000000	00000000		22271+	DS	FD			gap
00017B70	00000000	00000000		22272+V10465	DS	XL16			V1 output
00017B78	00000000	00000000							
00017B80	00000000	00000000		22273+	DS	FD			gap
				22274+*					
00017B88				22275+X465	DS	0F			
00017B88	B982 0011			22276+	XGR	R1,R1			
00017B8C	4110 8E94		00001094	22277+	LA	R1,V1FUDGE			load v1 fudge
00017B90	E711 0000 0006		00000000	22278+	VL	v1,0(R1)			use v21 to test decoder
00017B96	E310 5010 0014		00000010	22279+	LGF	R1,V2ADDR			load v2 source
00017B9C	E721 0000 0006		00000000	22280+	VL	v2,0(R1)			use v22 to test decoder
00017BA2	E310 5014 0014		00000014	22281+	LGF	R1,V3ADDR			load v3 source
00017BA8	E731 0000 0006		00000000	22282+	VL	v3,0(R1)			use v23 to test decoder
00017BAE	E310 5018 0014		00000018	22283+	LGF	R1,V4ADDR			load v4 source
00017BB4	E741 0000 0006		00000000	22284+	VL	v4,0(R1)			use v24 to test decoder
00017BBA				22287+	DS	0H			E788 VEVAL
00017BBA	E7			22288+	DC	X'E7'			- Vector Evaluate
00017BBB	12			22289+	DC	X'12'			v1, v2
00017BBC	30			22290+	DC	X'30'			v3, reserved
00017BBD	DA			22291+	DC	HL1'218'			i5
00017BBE	40			22292+	DC	x'40'			v4, RXB
00017BBF	88			22293+	DC	X'88'			
00017BC0	E710 5030 000E		00017B70	22295+	VST	V1,V10465			save v1 output
00017BC6	07FB			22296+	BR	R11			return
00017BC8				22297+RE465	DC	0F			xl16 expected result
00017BC8				22298+	DROP	R5			
00017BC8	CCCCCCCC	BBBBBBBB		22299	DC	XL16'	CCCCCCCC	BBBBBBBB	66666666 55555555' result
00017BD0	66666666	55555555							
00017BD8	33333333	55555555		22300	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
00017BE0	99999999	AAAAAAA							
00017BE8	11111111	22222222		22301	DC	XL16'	11111111	22222222	44444444 88888888' v3

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00017BF0	44444444	88888888							
00017BF8	FFFFFFFF	EEEEEEEE		22302	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00017C00	DDDDDDDD	BBBBBBBB							
				22303					
				22304	VRI_K	VEVAL, 218			
00017C08				22305+	DS	0FD			
00017C08			00017C08	22306+	USING	*, R5	base for test data and test routine		
00017C08	00017C50			22307+T466	DC	A(X466)	address of test routine		
00017C0C	01D2			22308+	DC	H'466'	test number		
00017C0E	00			22309+	DC	X'00'			
00017C0F	DA			22310+	DC	HL1'218'	i5		
00017C10	E5C5E5C1	D3404040		22311+	DC	CL8'VEVAL'	instruction name		
00017C18	00017CA0			22312+	DC	A(RE466+16)	address of v2 source		
00017C1C	00017CB0			22313+	DC	A(RE466+32)	address of v3 source		
00017C20	00017CC0			22314+	DC	A(RE466+48)	address of v4 source		
00017C24	00000010			22315+	DC	A(16)	result length		
00017C28	00017C90			22316+REA466	DC	A(RE466)	result address		
00017C30	00000000	00000000		22317+	DS	FD	gap		
00017C38	00000000	00000000		22318+V10466	DS	XL16	V1 output		
00017C40	00000000	00000000							
00017C48	00000000	00000000		22319+	DS	FD	gap		
				22320+*					
00017C50				22321+X466	DS	0F			
00017C50	B982 0011			22322+	XGR	R1, R1			
00017C54	4110 8E94		00001094	22323+	LA	R1, V1FUDGE	load v1 fudge		
00017C58	E711 0000 0006		00000000	22324+	VL	v1, 0(R1)	use v21 to test decoder		
00017C5E	E310 5010 0014		00000010	22325+	LGF	R1, V2ADDR	load v2 source		
00017C64	E721 0000 0006		00000000	22326+	VL	v2, 0(R1)	use v22 to test decoder		
00017C6A	E310 5014 0014		00000014	22327+	LGF	R1, V3ADDR	load v3 source		
00017C70	E731 0000 0006		00000000	22328+	VL	v3, 0(R1)	use v23 to test decoder		
00017C76	E310 5018 0014		00000018	22329+	LGF	R1, V4ADDR	load v4 source		
00017C7C	E741 0000 0006		00000000	22330+	VL	v4, 0(R1)	use v24 to test decoder		
00017C82				22333+	DS	0H	E788 VEVAL		
00017C82	E7			22334+	DC	X'E7'	- Vector Evaluate		
00017C83	12			22335+	DC	X'12'	v1, v2		
00017C84	30			22336+	DC	X'30'	v3, reserved		
00017C85	DA			22337+	DC	HL1'218'	i5		
00017C86	40			22338+	DC	x'40'	v4, RXB		
00017C87	88			22339+	DC	X'88'			
00017C88	E710 5030 000E		00017C38	22341+	VST	V1, V10466	save v1 output		
00017C8E	07FB			22342+	BR	R11	return		
00017C90				22343+RE466	DC	0F	xl16 expected result		
00017C90				22344+	DROP	R5			
00017C90	99999999	99999999		22345	DC	XL16'99999999 99999999 55555555 CCCCCCCC'	result		
00017C98	55555555	CCCCCCCC							
00017CA0	33333333	55555555		22346	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00017CA8	66666666	99999999							
00017CB0	77777777	BBBBBBBB		22347	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
00017CB8	DDDDDDDD	EEEEEEEE							
00017CC0	AAAAAAAA	CCCCCCCC		22348	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00017CC8	33333333	55555555							
				22349					
				22350	*	i5 = 219: /* 11011 011 +++ */			
				22351	VRI_K	VEVAL, 219			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00017CD0				22352+	DS	0FD	
00017CD0		00017CD0		22353+	USING	*,R5	base for test data and test routine
00017CD0	00017D18			22354+T467	DC	A(X467)	address of test routine
00017CD4	01D3			22355+	DC	H'467'	test number
00017CD6	00			22356+	DC	X'00'	
00017CD7	DB			22357+	DC	HL1'219'	i5
00017CD8	E5C5E5C1 D3404040			22358+	DC	CL8'VEVAL'	instruction name
00017CE0	00017D68			22359+	DC	A(RE467+16)	address of v2 source
00017CE4	00017D78			22360+	DC	A(RE467+32)	address of v3 source
00017CE8	00017D88			22361+	DC	A(RE467+48)	address of v4 source
00017CEC	00000010			22362+	DC	A(16)	result length
00017CF0	00017D58			22363+REA467	DC	A(RE467)	result address
00017CF8	00000000 00000000			22364+	DS	FD	gap
00017D00	00000000 00000000			22365+V10467	DS	XL16	V1 output
00017D08	00000000 00000000						
00017D10	00000000 00000000			22366+	DS	FD	gap
				22367+*			
00017D18				22368+X467	DS	0F	
00017D18	B982 0011			22369+	XGR	R1,R1	
00017D1C	4110 8E94		00001094	22370+	LA	R1,V1FUDGE	load v1 fudge
00017D20	E711 0000 0006		00000000	22371+	VL	v1,0(R1)	use v21 to test decoder
00017D26	E310 5010 0014		00000010	22372+	LGF	R1,V2ADDR	load v2 source
00017D2C	E721 0000 0006		00000000	22373+	VL	v2,0(R1)	use v22 to test decoder
00017D32	E310 5014 0014		00000014	22374+	LGF	R1,V3ADDR	load v3 source
00017D38	E731 0000 0006		00000000	22375+	VL	v3,0(R1)	use v23 to test decoder
00017D3E	E310 5018 0014		00000018	22376+	LGF	R1,V4ADDR	load v4 source
00017D44	E741 0000 0006		00000000	22377+	VL	v4,0(R1)	use v24 to test decoder
00017D4A				22380+	DS	0H	E788 VEVAL
00017D4A	E7			22381+	DC	X'E7'	- Vector Evaluate
00017D4B	12			22382+	DC	X'12'	v1, v2
00017D4C	30			22383+	DC	X'30'	v3, reserved
00017D4D	DB			22384+	DC	HL1'219'	i5
00017D4E	40			22385+	DC	x'40'	v4, RXB
00017D4F	88			22386+	DC	X'88'	
00017D50	E710 5030 000E		00017D00	22388+	VST	V1,V10467	save v1 output
00017D56	07FB			22389+	BR	R11	return
00017D58				22390+RE467	DC	0F	xl16 expected result
00017D58				22391+	DROP	R5	
00017D58	DDDDDDDD BBBB BBBB			22392	DC	XL16'DDDDDDDD BBBB BBBB 66666666 DDDDDDDD'	result
00017D60	66666666 DDDDDDDD						
00017D68	33333333 55555555			22393	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00017D70	99999999 AAAAAAAA						
00017D78	11111111 22222222			22394	DC	XL16'11111111 22222222 44444444 88888888'	v3
00017D80	44444444 88888888						
00017D88	FFFFFFFF EEEEEEEE			22395	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00017D90	DDDDDDDD BBBB BBBB						
				22396			
				22397	VRI_K	VEVAL, 219	
00017D98				22398+	DS	0FD	
00017D98		00017D98		22399+	USING	*,R5	base for test data and test routine
00017D98	00017DE0			22400+T468	DC	A(X468)	address of test routine
00017D9C	01D4			22401+	DC	H'468'	test number
00017D9E	00			22402+	DC	X'00'	
00017D9F	DB			22403+	DC	HL1'219'	i5

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00017DA0	E5C5E5C1 D3404040			22404+	DC	CL8'VEVAL'	instruction name	
00017DA8	00017E30			22405+	DC	A(RE468+16)	address of v2 source	
00017DAC	00017E40			22406+	DC	A(RE468+32)	address of v3 source	
00017DB0	00017E50			22407+	DC	A(RE468+48)	address of v4 source	
00017DB4	00000010			22408+	DC	A(16)	result length	
00017DB8	00017E20			22409+REA468	DC	A(RE468)	result address	
00017DC0	00000000 00000000			22410+	DS	FD	gap	
00017DC8	00000000 00000000			22411+V10468	DS	XL16	V1 output	
00017DD0	00000000 00000000							
00017DD8	00000000 00000000			22412+	DS	FD	gap	
				22413+*				
00017DE0				22414+X468	DS	0F		
00017DE0	B982 0011			22415+	XGR	R1, R1		
00017DE4	4110 8E94		00001094	22416+	LA	R1, V1FUDGE	load v1 fudge	
00017DE8	E711 0000 0006		00000000	22417+	VL	v1, 0(R1)	use v21 to test decoder	
00017DEE	E310 5010 0014		00000010	22418+	LGF	R1, V2ADDR	load v2 source	
00017DF4	E721 0000 0006		00000000	22419+	VL	v2, 0(R1)	use v22 to test decoder	
00017DFA	E310 5014 0014		00000014	22420+	LGF	R1, V3ADDR	load v3 source	
00017E00	E731 0000 0006		00000000	22421+	VL	v3, 0(R1)	use v23 to test decoder	
00017E06	E310 5018 0014		00000018	22422+	LGF	R1, V4ADDR	load v4 source	
00017E0C	E741 0000 0006		00000000	22423+	VL	v4, 0(R1)	use v24 to test decoder	
00017E12				22426+	DS	0H	E788 VEVAL	
00017E12	E7			22427+	DC	X'E7'	- Vector Evaluate	
00017E13	12			22428+	DC	X'12'	v1, v2	
00017E14	30			22429+	DC	X'30'	v3, reserved	
00017E15	DB			22430+	DC	HL1'219'	i5	
00017E16	40			22431+	DC	x'40'	v4, RXB	
00017E17	88			22432+	DC	X'88'		
00017E18	E710 5030 000E		00017DC8	22434+	VST	V1, V10468	save v1 output	
00017E1E	07FB			22435+	BR	R11	return	
00017E20				22436+RE468	DC	0F	xl16 expected result	
00017E20				22437+	DR0P	R5		
00017E20	BBBBBBBB 99999999			22438	DC	XL16'BBBBBBBB 99999999 55555555 CCCCCCCC'	result	
00017E28	55555555 CCCCCCCC							
00017E30	33333333 55555555			22439	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00017E38	66666666 99999999							
00017E40	77777777 BBBBBBBB			22440	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00017E48	DDDDDDDD EEEEEEEE							
00017E50	AAAAAAAA CCCCCCCC			22441	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00017E58	33333333 55555555							
				22442				
				22443 * i5 = 220:		/* 11011 100 +++ */		
				22444	VRI_K	VEVAL, 220		
00017E60				22445+	DS	0FD		
00017E60		00017E60		22446+	USING	*, R5	base for test data and test routine	
00017E60	00017EA8			22447+T469	DC	A(X469)	address of test routine	
00017E64	01D5			22448+	DC	H'469'	test number	
00017E66	00			22449+	DC	X'00'		
00017E67	DC			22450+	DC	HL1'220'	i5	
00017E68	E5C5E5C1 D3404040			22451+	DC	CL8'VEVAL'	instruction name	
00017E70	00017EF8			22452+	DC	A(RE469+16)	address of v2 source	
00017E74	00017F08			22453+	DC	A(RE469+32)	address of v3 source	
00017E78	00017F18			22454+	DC	A(RE469+48)	address of v4 source	
00017E7C	00000010			22455+	DC	A(16)	result length	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00017E80	00017EE8			22456+REA469	DC	A(RE469)	result address
00017E88	00000000 00000000			22457+	DS	FD	gap
00017E90	00000000 00000000			22458+V10469	DS	XL16	V1 output
00017E98	00000000 00000000						
00017EA0	00000000 00000000			22459+	DS	FD	gap
				22460+*			
00017EA8				22461+X469	DS	0F	
00017EA8	B982 0011			22462+	XGR	R1, R1	
00017EAC	4110 8E94		00001094	22463+	LA	R1, V1FUDGE	load v1 fudge
00017EB0	E711 0000 0006		00000000	22464+	VL	v1, 0(R1)	use v21 to test decoder
00017EB6	E310 5010 0014		00000010	22465+	LGF	R1, V2ADDR	load v2 source
00017EBC	E721 0000 0006		00000000	22466+	VL	v2, 0(R1)	use v22 to test decoder
00017EC2	E310 5014 0014		00000014	22467+	LGF	R1, V3ADDR	load v3 source
00017EC8	E731 0000 0006		00000000	22468+	VL	v3, 0(R1)	use v23 to test decoder
00017ECE	E310 5018 0014		00000018	22469+	LGF	R1, V4ADDR	load v4 source
00017ED4	E741 0000 0006		00000000	22470+	VL	v4, 0(R1)	use v24 to test decoder
00017EDA				22473+	DS	0H	E788 VEVAL
00017EDA	E7			22474+	DC	X'E7'	- Vector Evaluate
00017EDB	12			22475+	DC	X'12'	v1, v2
00017EDC	30			22476+	DC	X'30'	v3, reserved
00017EDD	DC			22477+	DC	HL1'220'	i5
00017EDE	40			22478+	DC	x'40'	v4, RXB
00017EDF	88			22479+	DC	X'88'	
00017EE0	E710 5030 000E		00017E90	22481+	VST	V1, V10469	save v1 output
00017EE6	07FB			22482+	BR	R11	return
00017EE8				22483+RE469	DC	0F	xl16 expected result
00017EE8				22484+	DROP	R5	
00017EE8	EEEEEEEE FFFFFFFF			22485	DC	XL16'EEEEEEEE FFFFFFFF FFFFFFFF 77777777'	result
00017EF0	FFFFFFFF 77777777						
00017EF8	33333333 55555555			22486	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00017F00	99999999 AAAAAAAA						
00017F08	11111111 22222222			22487	DC	XL16'11111111 22222222 44444444 88888888'	v3
00017F10	44444444 88888888						
00017F18	FFFFFFFF EEEEEEEE			22488	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00017F20	DDDDDDDD BBBB BBBB						
				22489			
				22490	VRI_K	VEVAL, 220	
00017F28				22491+	DS	0FD	
00017F28		00017F28		22492+	USING	*, R5	base for test data and test routine
00017F28	00017F70			22493+T470	DC	A(X470)	address of test routine
00017F2C	01D6			22494+	DC	H'470'	test number
00017F2E	00			22495+	DC	X'00'	
00017F2F	DC			22496+	DC	HL1'220'	i5
00017F30	E5C5E5C1 D3404040			22497+	DC	CL8'VEVAL'	instruction name
00017F38	00017FC0			22498+	DC	A(RE470+16)	address of v2 source
00017F3C	00017FD0			22499+	DC	A(RE470+32)	address of v3 source
00017F40	00017FE0			22500+	DC	A(RE470+48)	address of v4 source
00017F44	00000010			22501+	DC	A(16)	result length
00017F48	00017FB0			22502+REA470	DC	A(RE470)	result address
00017F50	00000000 00000000			22503+	DS	FD	gap
00017F58	00000000 00000000			22504+V10470	DS	XL16	V1 output
00017F60	00000000 00000000						
00017F68	00000000 00000000			22505+	DS	FD	gap
				22506+*			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00017F70				22507+X470	DS	0F			
00017F70	B982 0011			22508+	XGR	R1,R1			
00017F74	4110 8E94		00001094	22509+	LA	R1,V1FUDGE	load v1 fudge		
00017F78	E711 0000 0006		00000000	22510+	VL	v1,0(R1)	use v21 to test decoder		
00017F7E	E310 5010 0014		00000010	22511+	LGF	R1,V2ADDR	load v2 source		
00017F84	E721 0000 0006		00000000	22512+	VL	v2,0(R1)	use v22 to test decoder		
00017F8A	E310 5014 0014		00000014	22513+	LGF	R1,V3ADDR	load v3 source		
00017F90	E731 0000 0006		00000000	22514+	VL	v3,0(R1)	use v23 to test decoder		
00017F96	E310 5018 0014		00000018	22515+	LGF	R1,V4ADDR	load v4 source		
00017F9C	E741 0000 0006		00000000	22516+	VL	v4,0(R1)	use v24 to test decoder		
00017FA2				22519+	DS	0H	E788 VEVAL		
00017FA2	E7			22520+	DC	X'E7'	- Vector Evaluate		
00017FA3	12			22521+	DC	X'12'	v1, v2		
00017FA4	30			22522+	DC	X'30'	v3, reserved		
00017FA5	DC			22523+	DC	HL1'220'	i5		
00017FA6	40			22524+	DC	x'40'	v4, RXB		
00017FA7	88			22525+	DC	X'88'			
00017FA8	E710 5030 000E		00017F58	22527+	VST	V1,V10470	save v1 output		
00017FAE	07FB			22528+	BR	R11	return		
00017FB0				22529+RE470	DC	0F	xl16 expected result		
00017FB0				22530+	DR0P	R5			
00017FB0	88888888 CCCCCCCC			22531	DC	XL16'88888888 CCCCCCCC 33333333 55555555'	result		
00017FB8	33333333 55555555								
00017FC0	33333333 55555555			22532	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00017FC8	66666666 99999999								
00017FD0	77777777 BBBB BBBB			22533	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00017FD8	DDDDDDDD EEEEEEEE								
00017FE0	AAAAAAAA CCCCCCCC			22534	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00017FE8	33333333 55555555								
				22535					
				22536 * i5 = 221:	/*	11011 101 */			
				22537	VRI_K	VEVAL,221			
00017FF0				22538+	DS	0FD			
00017FF0		00017FF0		22539+	USING	*,R5	base for test data and test routine		
00017FF0	00018038			22540+T471	DC	A(X471)	address of test routine		
00017FF4	01D7			22541+	DC	H'471'	test number		
00017FF6	00			22542+	DC	X'00'			
00017FF7	DD			22543+	DC	HL1'221'	i5		
00017FF8	E5C5E5C1 D3404040			22544+	DC	CL8'VEVAL'	instruction name		
00018000	00018088			22545+	DC	A(RE471+16)	address of v2 source		
00018004	00018098			22546+	DC	A(RE471+32)	address of v3 source		
00018008	000180A8			22547+	DC	A(RE471+48)	address of v4 source		
0001800C	00000010			22548+	DC	A(16)	result length		
00018010	00018078			22549+REA471	DC	A(RE471)	result address		
00018018	00000000 00000000			22550+	DS	FD	gap		
00018020	00000000 00000000			22551+V10471	DS	XL16	V1 output		
00018028	00000000 00000000								
00018030	00000000 00000000			22552+	DS	FD	gap		
				22553+*					
00018038				22554+X471	DS	0F			
00018038	B982 0011			22555+	XGR	R1,R1			
0001803C	4110 8E94		00001094	22556+	LA	R1,V1FUDGE	load v1 fudge		
00018040	E711 0000 0006		00000000	22557+	VL	v1,0(R1)	use v21 to test decoder		
00018046	E310 5010 0014		00000010	22558+	LGF	R1,V2ADDR	load v2 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001804C	E721 0000 0006		00000000	22559+	VL	v2,0(R1)	use v22 to test decoder	
00018052	E310 5014 0014		00000014	22560+	LGF	R1,V3ADDR	load v3 source	
00018058	E731 0000 0006		00000000	22561+	VL	v3,0(R1)	use v23 to test decoder	
0001805E	E310 5018 0014		00000018	22562+	LGF	R1,V4ADDR	load v4 source	
00018064	E741 0000 0006		00000000	22563+	VL	v4,0(R1)	use v24 to test decoder	
0001806A				22566+	DS	0H	E788 VEVAL	
0001806A	E7			22567+	DC	X'E7'	- Vector Evaluate	
0001806B	12			22568+	DC	X'12'	v1, v2	
0001806C	30			22569+	DC	X'30'	v3, reserved	
0001806D	DD			22570+	DC	HL1'221'	i5	
0001806E	40			22571+	DC	x'40'	v4, RXB	
0001806F	88			22572+	DC	X'88'		
00018070	E710 5030 000E		00018020	22574+	VST	V1,V10471	save v1 output	
00018076	07FB			22575+	BR	R11	return	
00018078				22576+RE471	DC	0F	xl16 expected result	
00018078				22577+	DR0P	R5		
00018078	FFFFFFFF FFFFFFFF			22578	DC	XL16'FFFFFFFF FFFFFFFF FFFFFFFF FFFFFFFF'	result	
00018080	FFFFFFFF FFFFFFFF							
00018088	33333333 55555555			22579	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00018090	99999999 AAAAAAAA							
00018098	11111111 22222222			22580	DC	XL16'11111111 22222222 44444444 88888888'	v3	
000180A0	44444444 88888888							
000180A8	FFFFFFFF EEEEEEEE			22581	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
000180B0	DDDDDDDD BBBB BBBB							
				22582				
				22583	VRI_K	VEVAL, 221		
000180B8				22584+	DS	0FD		
000180B8		000180B8		22585+	USING	*,R5	base for test data and test routine	
000180B8	00018100			22586+T472	DC	A(X472)	address of test routine	
000180BC	01D8			22587+	DC	H'472'	test number	
000180BE	00			22588+	DC	X'00'		
000180BF	DD			22589+	DC	HL1'221'	i5	
000180C0	E5C5E5C1 D3404040			22590+	DC	CL8'VEVAL'	instruction name	
000180C8	00018150			22591+	DC	A(RE472+16)	address of v2 source	
000180CC	00018160			22592+	DC	A(RE472+32)	address of v3 source	
000180D0	00018170			22593+	DC	A(RE472+48)	address of v4 source	
000180D4	00000010			22594+	DC	A(16)	result length	
000180D8	00018140			22595+REA472	DC	A(RE472)	result address	
000180E0	00000000 00000000			22596+	DS	FD	gap	
000180E8	00000000 00000000			22597+V10472	DS	XL16	V1 output	
000180F0	00000000 00000000							
000180F8	00000000 00000000			22598+	DS	FD	gap	
				22599+*				
00018100				22600+X472	DS	0F		
00018100	B982 0011			22601+	XGR	R1,R1		
00018104	4110 8E94		00001094	22602+	LA	R1,V1FUDGE	load v1 fudge	
00018108	E711 0000 0006		00000000	22603+	VL	v1,0(R1)	use v21 to test decoder	
0001810E	E310 5010 0014		00000010	22604+	LGF	R1,V2ADDR	load v2 source	
00018114	E721 0000 0006		00000000	22605+	VL	v2,0(R1)	use v22 to test decoder	
0001811A	E310 5014 0014		00000014	22606+	LGF	R1,V3ADDR	load v3 source	
00018120	E731 0000 0006		00000000	22607+	VL	v3,0(R1)	use v23 to test decoder	
00018126	E310 5018 0014		00000018	22608+	LGF	R1,V4ADDR	load v4 source	
0001812C	E741 0000 0006		00000000	22609+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00018132				22612+	DS	0H	E788 VEVAL
00018132	E7			22613+	DC	X'E7'	- Vector Evaluate
00018133	12			22614+	DC	X'12'	v1, v2
00018134	30			22615+	DC	X'30'	v3, reserved
00018135	DD			22616+	DC	HL1'221'	i5
00018136	40			22617+	DC	x'40'	v4, RXB
00018137	88			22618+	DC	X'88'	
00018138	E710 5030 000E		000180E8	22620+	VST	V1,V10472	save v1 output
0001813E	07FB			22621+	BR	R11	return
00018140				22622+RE472	DC	0F	xl16 expected result
00018140				22623+	DR0P	R5	
00018140	AAAAAAAA CCCCCCCC			22624	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	result
00018148	33333333 55555555						
00018150	33333333 55555555			22625	DC	XL16'33333333 55555555 66666666 99999999'	v2
00018158	66666666 99999999						
00018160	77777777 BBBB BBBB			22626	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
00018168	DDDD DDDD EEEEEEEE						
00018170	AAAAAAAA CCCCCCCC			22627	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
00018178	33333333 55555555						
				22628			
				22629 * i5 = 222:		/* 11011 110 +++ */	
				22630	VRI_K	VEVAL,222	
00018180				22631+	DS	0FD	
00018180		00018180		22632+	USING	*,R5	base for test data and test routine
00018180	000181C8			22633+T473	DC	A(X473)	address of test routine
00018184	01D9			22634+	DC	H'473'	test number
00018186	00			22635+	DC	X'00'	
00018187	DE			22636+	DC	HL1'222'	i5
00018188	E5C5E5C1 D3404040			22637+	DC	CL8'VEVAL'	instruction name
00018190	00018218			22638+	DC	A(RE473+16)	address of v2 source
00018194	00018228			22639+	DC	A(RE473+32)	address of v3 source
00018198	00018238			22640+	DC	A(RE473+48)	address of v4 source
0001819C	00000010			22641+	DC	A(16)	result length
000181A0	00018208			22642+REA473	DC	A(RE473)	result address
000181A8	00000000 00000000			22643+	DS	FD	gap
000181B0	00000000 00000000			22644+V10473	DS	XL16	V1 output
000181B8	00000000 00000000						
000181C0	00000000 00000000			22645+	DS	FD	gap
				22646+*			
000181C8				22647+X473	DS	0F	
000181C8	B982 0011			22648+	XGR	R1,R1	
000181CC	4110 8E94		00001094	22649+	LA	R1,V1FUDGE	load v1 fudge
000181D0	E711 0000 0006		00000000	22650+	VL	v1,0(R1)	use v21 to test decoder
000181D6	E310 5010 0014		00000010	22651+	LGF	R1,V2ADDR	load v2 source
000181DC	E721 0000 0006		00000000	22652+	VL	v2,0(R1)	use v22 to test decoder
000181E2	E310 5014 0014		00000014	22653+	LGF	R1,V3ADDR	load v3 source
000181E8	E731 0000 0006		00000000	22654+	VL	v3,0(R1)	use v23 to test decoder
000181EE	E310 5018 0014		00000018	22655+	LGF	R1,V4ADDR	load v4 source
000181F4	E741 0000 0006		00000000	22656+	VL	v4,0(R1)	use v24 to test decoder
000181FA				22659+	DS	0H	E788 VEVAL
000181FA	E7			22660+	DC	X'E7'	- Vector Evaluate
000181FB	12			22661+	DC	X'12'	v1, v2
000181FC	30			22662+	DC	X'30'	v3, reserved
000181FD	DE			22663+	DC	HL1'222'	i5

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000181FE	40			22664+	DC	x'40'	v4, RXB	
000181FF	88			22665+	DC	X'88'		
00018200	E710 5030 000E		000181B0	22667+	VST	V1,V10473	save v1 output	
00018206	07FB			22668+	BR	R11	return	
00018208				22669+RE473	DC	0F	xl16 expected result	
00018208				22670+	DROP	R5		
00018208	EEEEEEEE FFFFFFFF			22671	DC	XL16'EEEEEEEE FFFFFFFF FFFFFFFF 77777777'	result	
00018210	FFFFFFFF 77777777							
00018218	33333333 55555555			22672	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00018220	99999999 AAAAAAAA							
00018228	11111111 22222222			22673	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00018230	44444444 88888888							
00018238	FFFFFFFF EEEEEEEE			22674	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00018240	DDDDDDDD BBBB BBBB							
				22675				
				22676	VRI_K	VEVAL, 222		
00018248				22677+	DS	0FD		
00018248		00018248		22678+	USING	*, R5	base for test data and test routine	
00018248	00018290			22679+T474	DC	A(X474)	address of test routine	
0001824C	01DA			22680+	DC	H'474'	test number	
0001824E	00			22681+	DC	X'00'		
0001824F	DE			22682+	DC	HL1'222'	i5	
00018250	E5C5E5C1 D3404040			22683+	DC	CL8'VEVAL'	instruction name	
00018258	000182E0			22684+	DC	A(RE474+16)	address of v2 source	
0001825C	000182F0			22685+	DC	A(RE474+32)	address of v3 source	
00018260	00018300			22686+	DC	A(RE474+48)	address of v4 source	
00018264	00000010			22687+	DC	A(16)	result length	
00018268	000182D0			22688+REA474	DC	A(RE474)	result address	
00018270	00000000 00000000			22689+	DS	FD	gap	
00018278	00000000 00000000			22690+V10474	DS	XL16	V1 output	
00018280	00000000 00000000							
00018288	00000000 00000000			22691+	DS	FD	gap	
				22692+*				
00018290				22693+X474	DS	0F		
00018290	B982 0011			22694+	XGR	R1, R1		
00018294	4110 8E94		00001094	22695+	LA	R1, V1FUDGE	load v1 fudge	
00018298	E711 0000 0006		00000000	22696+	VL	v1, 0(R1)	use v21 to test decoder	
0001829E	E310 5010 0014		00000010	22697+	LGF	R1, V2ADDR	load v2 source	
000182A4	E721 0000 0006		00000000	22698+	VL	v2, 0(R1)	use v22 to test decoder	
000182AA	E310 5014 0014		00000014	22699+	LGF	R1, V3ADDR	load v3 source	
000182B0	E731 0000 0006		00000000	22700+	VL	v3, 0(R1)	use v23 to test decoder	
000182B6	E310 5018 0014		00000018	22701+	LGF	R1, V4ADDR	load v4 source	
000182BC	E741 0000 0006		00000000	22702+	VL	v4, 0(R1)	use v24 to test decoder	
000182C2				22705+	DS	0H	E788 VEVAL	
000182C2	E7			22706+	DC	X'E7'	- Vector Evaluate	
000182C3	12			22707+	DC	X'12'	v1, v2	
000182C4	30			22708+	DC	X'30'	v3, reserved	
000182C5	DE			22709+	DC	HL1'222'	i5	
000182C6	40			22710+	DC	x'40'	v4, RXB	
000182C7	88			22711+	DC	X'88'		
000182C8	E710 5030 000E		00018278	22713+	VST	V1,V10474	save v1 output	
000182CE	07FB			22714+	BR	R11	return	
000182D0				22715+RE474	DC	0F	xl16 expected result	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000182D0				22716+	DROP	R5			
000182D0	99999999	DDDDDDDD		22717	DC	XL16'	99999999 DDDDDDDD 77777777 DDDDDDDD'	result	
000182D8	77777777	DDDDDDDD							
000182E0	33333333	55555555		22718	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
000182E8	66666666	99999999							
000182F0	77777777	BBBBBBBB		22719	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
000182F8	DDDDDDDD	EEEEEEEE							
00018300	AAAAAAAA	CCCCCCCC		22720	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00018308	33333333	55555555							
				22721					
				22722	* i5 = 223: /* 11011 111 +++ */				
				22723	VRI_K	VEVAL, 223			
00018310				22724+	DS	0FD			
00018310			00018310	22725+	USING	*, R5	base for test data and test routine		
00018310	00018358			22726+T475	DC	A(X475)	address of test routine		
00018314	01DB			22727+	DC	H'475'	test number		
00018316	00			22728+	DC	X'00'			
00018317	DF			22729+	DC	HL1'223'	i5		
00018318	E5C5E5C1	D3404040		22730+	DC	CL8'VEVAL'	instruction name		
00018320	000183A8			22731+	DC	A(RE475+16)	address of v2 source		
00018324	000183B8			22732+	DC	A(RE475+32)	address of v3 source		
00018328	000183C8			22733+	DC	A(RE475+48)	address of v4 source		
0001832C	00000010			22734+	DC	A(16)	result length		
00018330	00018398			22735+REA475	DC	A(RE475)	result address		
00018338	00000000	00000000		22736+	DS	FD	gap		
00018340	00000000	00000000		22737+V10475	DS	XL16	V1 output		
00018348	00000000	00000000							
00018350	00000000	00000000		22738+	DS	FD	gap		
				22739+*					
00018358				22740+X475	DS	0F			
00018358	B982 0011			22741+	XGR	R1, R1			
0001835C	4110 8E94		00001094	22742+	LA	R1, V1FUDGE	load v1 fudge		
00018360	E711 0000 0006		00000000	22743+	VL	v1, 0(R1)	use v21 to test decoder		
00018366	E310 5010 0014		00000010	22744+	LGF	R1, V2ADDR	load v2 source		
0001836C	E721 0000 0006		00000000	22745+	VL	v2, 0(R1)	use v22 to test decoder		
00018372	E310 5014 0014		00000014	22746+	LGF	R1, V3ADDR	load v3 source		
00018378	E731 0000 0006		00000000	22747+	VL	v3, 0(R1)	use v23 to test decoder		
0001837E	E310 5018 0014		00000018	22748+	LGF	R1, V4ADDR	load v4 source		
00018384	E741 0000 0006		00000000	22749+	VL	v4, 0(R1)	use v24 to test decoder		
0001838A				22752+	DS	0H	E788 VEVAL		
0001838A	E7			22753+	DC	X'E7'	- Vector Evaluate		
0001838B	12			22754+	DC	X'12'	v1, v2		
0001838C	30			22755+	DC	X'30'	v3, reserved		
0001838D	DF			22756+	DC	HL1'223'	i5		
0001838E	40			22757+	DC	x'40'	v4, RXB		
0001838F	88			22758+	DC	X'88'			
00018390	E710 5030 000E		00018340	22760+	VST	V1, V10475	save v1 output		
00018396	07FB			22761+	BR	R11	return		
00018398				22762+RE475	DC	0F	xl16 expected result		
00018398				22763+	DROP	R5			
00018398	FFFFFFFF	FFFFFFFF		22764	DC	XL16'	FFFFFFFF FFFFFFFF FFFFFFFF FFFFFFFF'	result	
000183A0	FFFFFFFF	FFFFFFFF							
000183A8	33333333	55555555		22765	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
000183B0	99999999	AAAAAAA							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000183B8	11111111	22222222		22766	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
000183C0	44444444	88888888							
000183C8	FFFFFFFF	EEEEEEEE		22767	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
000183D0	DDDDDDDD	BBBBBBBB							
				22768					
000183D8				22769	VRI_K	VEVAL, 223			
000183D8			000183D8	22770+	DS	0FD			
000183D8	00018420			22771+	USING	*, R5	base for test data and test routine		
000183DC	01DC			22772+T476	DC	A(X476)	address of test routine		
000183DE	00			22773+	DC	H'476'	test number		
000183DF	DF			22774+	DC	X'00'			
000183E0	E5C5E5C1	D3404040		22775+	DC	HL1'223'	i5		
000183E8	00018470			22776+	DC	CL8'VEVAL'	instruction name		
000183EC	00018480			22777+	DC	A(RE476+16)	address of v2 source		
000183F0	00018490			22778+	DC	A(RE476+32)	address of v3 source		
000183F4	00000010			22779+	DC	A(RE476+48)	address of v4 source		
000183F8	00018460			22780+	DC	A(16)	result length		
00018400	00000000	00000000		22781+REA476	DC	A(RE476)	result address		
00018408	00000000	00000000		22782+	DS	FD	gap		
00018410	00000000	00000000		22783+V10476	DS	XL16	V1 output		
00018418	00000000	00000000							
				22784+	DS	FD	gap		
				22785+*					
00018420				22786+X476	DS	0F			
00018420	B982 0011			22787+	XGR	R1, R1			
00018424	4110 8E94		00001094	22788+	LA	R1, V1FUDGE	load v1 fudge		
00018428	E711 0000 0006		00000000	22789+	VL	v1, 0(R1)	use v21 to test decoder		
0001842E	E310 5010 0014		00000010	22790+	LGF	R1, V2ADDR	load v2 source		
00018434	E721 0000 0006		00000000	22791+	VL	v2, 0(R1)	use v22 to test decoder		
0001843A	E310 5014 0014		00000014	22792+	LGF	R1, V3ADDR	load v3 source		
00018440	E731 0000 0006		00000000	22793+	VL	v3, 0(R1)	use v23 to test decoder		
00018446	E310 5018 0014		00000018	22794+	LGF	R1, V4ADDR	load v4 source		
0001844C	E741 0000 0006		00000000	22795+	VL	v4, 0(R1)	use v24 to test decoder		
00018452				22798+	DS	0H	E788 VEVAL		
00018452	E7			22799+	DC	X'E7'	- Vector Evaluate		
00018453	12			22800+	DC	X'12'	v1, v2		
00018454	30			22801+	DC	X'30'	v3, reserved		
00018455	DF			22802+	DC	HL1'223'	i5		
00018456	40			22803+	DC	x'40'	v4, RXB		
00018457	88			22804+	DC	X'88'			
00018458	E710 5030 000E		00018408	22806+	VST	V1, V10476	save v1 output		
0001845E	07FB			22807+	BR	R11	return		
00018460				22808+RE476	DC	0F	xl16 expected result		
00018460				22809+	DROP	R5			
00018460	BBBBBBBB	DDDDDDDD		22810	DC	XL16'	BBBBBBBB DDDDDDDD 77777777 DDDDDDDD'	result	
00018468	77777777	DDDDDDDD							
00018470	33333333	55555555		22811	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00018478	66666666	99999999							
00018480	77777777	BBBBBBBB		22812	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00018488	DDDDDDDD	EEEEEEEE							
00018490	AAAAAAAA	CCCCCCCC		22813	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00018498	33333333	55555555							
				22814					
				22815					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				22816 * Row 28	
				22817 * i5 = 226: /* 11100 010 +++ */	
000184A0				22818 VRI_K VEVAL, 226	
000184A0		000184A0		22819+ DS 0FD	
000184A0	000184E8			22820+ USING *, R5	base for test data and test routine
000184A4	01DD			22821+T477 DC A(X477)	address of test routine
000184A6	00			22822+ DC H'477'	test number
000184A7	E2			22823+ DC X'00'	
000184A8	E5C5E5C1 D3404040			22824+ DC HL1'226'	i5
000184B0	00018538			22825+ DC CL8'VEVAL'	instruction name
000184B4	00018548			22826+ DC A(RE477+16)	address of v2 source
000184B8	00018558			22827+ DC A(RE477+32)	address of v3 source
000184BC	00000010			22828+ DC A(RE477+48)	address of v4 source
000184C0	00018528			22829+ DC A(16)	result length
000184C8	00000000 00000000			22830+REA477 DC A(RE477)	result address
000184D0	00000000 00000000			22831+ DS FD	gap
000184D8	00000000 00000000			22832+V10477 DS XL16	V1 output
000184E0	00000000 00000000			22833+ DS FD	gap
000184E8				22834+*	
000184E8	B982 0011			22835+X477 DS 0F	
000184EC	4110 8E94		00001094	22836+ XGR R1, R1	
000184F0	E711 0000 0006		00000000	22837+ LA R1, V1FUDGE	load v1 fudge
000184F6	E310 5010 0014		00000010	22838+ VL v1, 0(R1)	use v21 to test decoder
000184FC	E721 0000 0006		00000000	22839+ LGF R1, V2ADDR	load v2 source
00018502	E310 5014 0014		00000014	22840+ VL v2, 0(R1)	use v22 to test decoder
00018508	E731 0000 0006		00000000	22841+ LGF R1, V3ADDR	load v3 source
0001850E	E310 5018 0014		00000018	22842+ VL v3, 0(R1)	use v23 to test decoder
00018514	E741 0000 0006		00000000	22843+ LGF R1, V4ADDR	load v4 source
				22844+ VL v4, 0(R1)	use v24 to test decoder
0001851A				22847+ DS 0H	E788 VEVAL
0001851A	E7			22848+ DC X'E7'	- Vector Evaluate
0001851B	12			22849+ DC X'12'	v1, v2
0001851C	30			22850+ DC X'30'	v3, reserved
0001851D	E2			22851+ DC HL1'226'	i5
0001851E	40			22852+ DC x'40'	v4, RXB
0001851F	88			22853+ DC X'88'	
00018520	E710 5030 000E		000184D0	22855+ VST V1, V10477	save v1 output
00018526	07FB			22856+ BR R11	return
00018528				22857+RE477 DC 0F	xl16 expected result
00018528				22858+ DROP R5	
00018528	CCCCCCCC 88888888			22859 DC XL16'CCCCCCCC 88888888 22222222 55555555'	result
00018530	22222222 55555555				
00018538	33333333 55555555		22860	DC XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00018540	99999999 AAAAAAAA				
00018548	11111111 22222222		22861	DC XL16'11111111 22222222 44444444 88888888'	v3
00018550	44444444 88888888				
00018558	FFFFFFFF EEEEEEEE		22862	DC XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
00018560	DDDDDDDD BBBBBBBB				
				22863	
00018568				22864 VRI_K VEVAL, 226	
00018568		00018568		22865+ DS 0FD	
00018568	000185B0			22866+ USING *, R5	base for test data and test routine
				22867+T478 DC A(X478)	address of test routine

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0001856C	01DE			22868+	DC	H'478'		test number	
0001856E	00			22869+	DC	X'00'			
0001856F	E2			22870+	DC	HL1'226'		i5	
00018570	E5C5E5C1	D3404040		22871+	DC	CL8'VEVAL'		instruction name	
00018578	00018600			22872+	DC	A(RE478+16)		address of v2 source	
0001857C	00018610			22873+	DC	A(RE478+32)		address of v3 source	
00018580	00018620			22874+	DC	A(RE478+48)		address of v4 source	
00018584	00000010			22875+	DC	A(16)		result length	
00018588	000185F0			22876+REA478	DC	A(RE478)		result address	
00018590	00000000	00000000		22877+	DS	FD		gap	
00018598	00000000	00000000		22878+V10478	DS	XL16		V1 output	
000185A0	00000000	00000000							
000185A8	00000000	00000000		22879+	DS	FD		gap	
				22880+*					
000185B0				22881+X478	DS	0F			
000185B0	B982 0011			22882+	XGR	R1,R1			
000185B4	4110 8E94		00001094	22883+	LA	R1,V1FUDGE		load v1 fudge	
000185B8	E711 0000 0006		00000000	22884+	VL	v1,0(R1)		use v21 to test decoder	
000185BE	E310 5010 0014		00000010	22885+	LGF	R1,V2ADDR		load v2 source	
000185C4	E721 0000 0006		00000000	22886+	VL	v2,0(R1)		use v22 to test decoder	
000185CA	E310 5014 0014		00000014	22887+	LGF	R1,V3ADDR		load v3 source	
000185D0	E731 0000 0006		00000000	22888+	VL	v3,0(R1)		use v23 to test decoder	
000185D6	E310 5018 0014		00000018	22889+	LGF	R1,V4ADDR		load v4 source	
000185DC	E741 0000 0006		00000000	22890+	VL	v4,0(R1)		use v24 to test decoder	
000185E2				22893+	DS	0H		E788 VEVAL	
000185E2	E7			22894+	DC	X'E7'		- Vector Evaluate	
000185E3	12			22895+	DC	X'12'		v1, v2	
000185E4	30			22896+	DC	X'30'		v3, reserved	
000185E5	E2			22897+	DC	HL1'226'		i5	
000185E6	40			22898+	DC	x'40'		v4, RXB	
000185E7	88			22899+	DC	X'88'			
000185E8	E710 5030 000E		00018598	22901+	VST	V1,V10478		save v1 output	
000185EE	07FB			22902+	BR	R11		return	
000185F0				22903+RE478	DC	0F		xl16 expected result	
000185F0				22904+	DROP	R5			
000185F0	DDDDDDDD	33333333		22905	DC	XL16'DDDDDDDD	33333333	CCCCCCCC	AAAAAAAA' result
000185F8	CCCCCCCC	AAAAAAAA							
00018600	33333333	55555555		22906	DC	XL16'33333333	55555555	66666666	99999999' v2
00018608	66666666	99999999							
00018610	77777777	BBBBBBBB		22907	DC	XL16'77777777	BBBBBBBB	DDDDDDDD	EEEEEEEE' v3
00018618	DDDDDDDD	EEEEEEEE							
00018620	AAAAAAAA	CCCCCCCC		22908	DC	XL16'AAAAAAAA	CCCCCCCC	33333333	55555555' v4
00018628	33333333	55555555							
				22909					
				22910 * i5 = 228:		/* 11100 100 +++ */			
				22911	VRI_K	VEVAL,228			
00018630				22912+	DS	0FD			
00018630		00018630		22913+	USING	*,R5		base for test data and test routine	
00018630	00018678			22914+T479	DC	A(X479)		address of test routine	
00018634	01DF			22915+	DC	H'479'		test number	
00018636	00			22916+	DC	X'00'			
00018637	E4			22917+	DC	HL1'228'		i5	
00018638	E5C5E5C1	D3404040		22918+	DC	CL8'VEVAL'		instruction name	
00018640	000186C8			22919+	DC	A(RE479+16)		address of v2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00018644	000186D8			22920+	DC	A(RE479+32)	address of v3 source	
00018648	000186E8			22921+	DC	A(RE479+48)	address of v4 source	
0001864C	00000010			22922+	DC	A(16)	result length	
00018650	000186B8			22923+REA479	DC	A(RE479)	result address	
00018658	00000000 00000000			22924+	DS	FD	gap	
00018660	00000000 00000000			22925+V10479	DS	XL16	V1 output	
00018668	00000000 00000000							
00018670	00000000 00000000			22926+	DS	FD	gap	
				22927+*				
00018678				22928+X479	DS	0F		
00018678	B982 0011			22929+	XGR	R1, R1		
0001867C	4110 8E94		00001094	22930+	LA	R1, V1FUDGE	load v1 fudge	
00018680	E711 0000 0006		00000000	22931+	VL	v1, 0(R1)	use v21 to test decoder	
00018686	E310 5010 0014		00000010	22932+	LGF	R1, V2ADDR	load v2 source	
0001868C	E721 0000 0006		00000000	22933+	VL	v2, 0(R1)	use v22 to test decoder	
00018692	E310 5014 0014		00000014	22934+	LGF	R1, V3ADDR	load v3 source	
00018698	E731 0000 0006		00000000	22935+	VL	v3, 0(R1)	use v23 to test decoder	
0001869E	E310 5018 0014		00000018	22936+	LGF	R1, V4ADDR	load v4 source	
000186A4	E741 0000 0006		00000000	22937+	VL	v4, 0(R1)	use v24 to test decoder	
000186AA				22940+	DS	0H	E788 VEVAL	
000186AA	E7			22941+	DC	X'E7'	- Vector Evaluate	
000186AB	12			22942+	DC	X'12'	v1, v2	
000186AC	30			22943+	DC	X'30'	v3, reserved	
000186AD	E4			22944+	DC	HL1'228'	i5	
000186AE	40			22945+	DC	x'40'	v4, RXB	
000186AF	88			22946+	DC	X'88'		
000186B0	E710 5030 000E		00018660	22948+	VST	V1, V10479	save v1 output	
000186B6	07FB			22949+	BR	R11	return	
000186B8				22950+RE479	DC	0F	xl16 expected result	
000186B8				22951+	DR0P	R5		
000186B8	EEEEEEEE CCCCCCCC			22952	DC	XL16'EEEEEEEE CCCCCCCC BBBBBBBB 77777777'	result	
000186C0	BBBBBBBB 77777777							
000186C8	33333333 55555555			22953	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
000186D0	99999999 AAAAAAAA							
000186D8	11111111 22222222			22954	DC	XL16'11111111 22222222 44444444 88888888'	v3	
000186E0	44444444 88888888							
000186E8	FFFFFFFF EEEEEEEE			22955	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
000186F0	DDDDDDDD BBBBBBBB							
				22956				
000186F8				22957	VRI_K	VEVAL, 228		
000186F8		000186F8		22958+	DS	0FD		
000186F8	00018740			22959+	USING	*, R5	base for test data and test routine	
000186FC	01E0			22960+T480	DC	A(X480)	address of test routine	
000186FE	00			22961+	DC	H'480'	test number	
000186FF	E4			22962+	DC	X'00'		
00018700	E5C5E5C1 D3404040			22963+	DC	HL1'228'	i5	
00018708	00018790			22964+	DC	CL8'VEVAL'	instruction name	
0001870C	000187A0			22965+	DC	A(RE480+16)	address of v2 source	
00018710	000187B0			22966+	DC	A(RE480+32)	address of v3 source	
00018714	00000010			22967+	DC	A(RE480+48)	address of v4 source	
00018718	00018780			22968+	DC	A(16)	result length	
00018720	00000000 00000000			22969+REA480	DC	A(RE480)	result address	
00018728	00000000 00000000			22970+	DS	FD	gap	
				22971+V10480	DS	XL16	V1 output	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00018730	00000000 00000000								
00018738	00000000 00000000			22972+	DS	FD	gap		
				22973+*					
00018740				22974+X480	DS	0F			
00018740	B982 0011			22975+	XGR	R1, R1			
00018744	4110 8E94		00001094	22976+	LA	R1, V1FUDGE	load v1 fudge		
00018748	E711 0000 0006		00000000	22977+	VL	v1, 0(R1)	use v21 to test decoder		
0001874E	E310 5010 0014		00000010	22978+	LGF	R1, V2ADDR	load v2 source		
00018754	E721 0000 0006		00000000	22979+	VL	v2, 0(R1)	use v22 to test decoder		
0001875A	E310 5014 0014		00000014	22980+	LGF	R1, V3ADDR	load v3 source		
00018760	E731 0000 0006		00000000	22981+	VL	v3, 0(R1)	use v23 to test decoder		
00018766	E310 5018 0014		00000018	22982+	LGF	R1, V4ADDR	load v4 source		
0001876C	E741 0000 0006		00000000	22983+	VL	v4, 0(R1)	use v24 to test decoder		
00018772				22986+	DS	0H	E788 VEVAL		
00018772	E7			22987+	DC	X'E7'	- Vector Evaluate		
00018773	12			22988+	DC	X'12'	v1, v2		
00018774	30			22989+	DC	X'30'	v3, reserved		
00018775	E4			22990+	DC	HL1'228'	i5		
00018776	40			22991+	DC	x'40'	v4, RXB		
00018777	88			22992+	DC	X'88'			
00018778	E710 5030 000E		00018728	22994+	VST	V1, V10480	save v1 output		
0001877E	07FB			22995+	BR	R11	return		
00018780				22996+RE480	DC	0F	xl16 expected result		
00018780				22997+	DR0P	R5			
00018780	CCCCCCCC 66666666			22998	DC	XL16'CCCCCCCC 66666666 AAAAAAAA 33333333'	result		
00018788	AAAAAAAA 33333333								
00018790	33333333 55555555			22999	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00018798	66666666 99999999								
000187A0	77777777 BBBB BBBB			23000	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
000187A8	DDDDDDDD EEEEEEEE								
000187B0	AAAAAAAA CCCCCCCC			23001	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
000187B8	33333333 55555555								
				23002					
				23003 * i5 = 229:	/*	11100 101 +++ */			
				23004	VRI_K	VEVAL, 229			
000187C0				23005+	DS	0FD			
000187C0		000187C0		23006+	USING	*, R5	base for test data and test routine		
000187C0	00018808			23007+T481	DC	A(X481)	address of test routine		
000187C4	01E1			23008+	DC	H'481'	test number		
000187C6	00			23009+	DC	X'00'			
000187C7	E5			23010+	DC	HL1'229'	i5		
000187C8	E5C5E5C1 D3404040			23011+	DC	CL8'VEVAL'	instruction name		
000187D0	00018858			23012+	DC	A(RE481+16)	address of v2 source		
000187D4	00018868			23013+	DC	A(RE481+32)	address of v3 source		
000187D8	00018878			23014+	DC	A(RE481+48)	address of v4 source		
000187DC	00000010			23015+	DC	A(16)	result length		
000187E0	00018848			23016+REA481	DC	A(RE481)	result address		
000187E8	00000000 00000000			23017+	DS	FD	gap		
000187F0	00000000 00000000			23018+V10481	DS	XL16	V1 output		
000187F8	00000000 00000000								
00018800	00000000 00000000			23019+	DS	FD	gap		
				23020+*					
00018808				23021+X481	DS	0F			
00018808	B982 0011			23022+	XGR	R1, R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0001880C	4110 8E94		00001094	23023+	LA	R1,V1FUDGE	load v1 fudge		
00018810	E711 0000 0006		00000000	23024+	VL	v1,0(R1)	use v21 to test decoder		
00018816	E310 5010 0014		00000010	23025+	LGF	R1,V2ADDR	load v2 source		
0001881C	E721 0000 0006		00000000	23026+	VL	v2,0(R1)	use v22 to test decoder		
00018822	E310 5014 0014		00000014	23027+	LGF	R1,V3ADDR	load v3 source		
00018828	E731 0000 0006		00000000	23028+	VL	v3,0(R1)	use v23 to test decoder		
0001882E	E310 5018 0014		00000018	23029+	LGF	R1,V4ADDR	load v4 source		
00018834	E741 0000 0006		00000000	23030+	VL	v4,0(R1)	use v24 to test decoder		
0001883A				23033+	DS	0H	E788 VEVAL		
0001883A	E7			23034+	DC	X'E7'	- Vector Evaluate		
0001883B	12			23035+	DC	X'12'	v1, v2		
0001883C	30			23036+	DC	X'30'	v3, reserved		
0001883D	E5			23037+	DC	HL1'229'	i5		
0001883E	40			23038+	DC	x'40'	v4, RXB		
0001883F	88			23039+	DC	X'88'			
00018840	E710 5030 000E		000187F0	23041+	VST	V1,V10481	save v1 output		
00018846	07FB			23042+	BR	R11	return		
00018848				23043+RE481	DC	0F	xl16 expected result		
00018848				23044+	DR0P	R5			
00018848	FFFFFFFF CCCCCCCC			23045	DC	XL16'FFFFFFFF CCCCCCCC BBBBBBBBBB FFFFFFFF'	result		
00018850	BBBBBBBBB FFFFFFFF								
00018858	33333333 55555555			23046	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2		
00018860	99999999 AAAAAAAA								
00018868	11111111 22222222			23047	DC	XL16'11111111 22222222 44444444 88888888'	v3		
00018870	44444444 88888888								
00018878	FFFFFFFF EEEEEEEE			23048	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBBB'	v4		
00018880	DDDDDDDD BBBBBBBB								
00018888				23049					
00018888				23050	VRI_K	VEVAL, 229			
00018888		00018888		23051+	DS	0FD			
00018888	000188D0			23052+	USING	*,R5	base for test data and test routine		
00018888	01E2			23053+T482	DC	A(X482)	address of test routine		
0001888C	01E2			23054+	DC	H'482'	test number		
0001888E	00			23055+	DC	X'00'			
0001888F	E5			23056+	DC	HL1'229'	i5		
00018890	E5C5E5C1 D3404040			23057+	DC	CL8'VEVAL'	instruction name		
00018898	00018920			23058+	DC	A(RE482+16)	address of v2 source		
0001889C	00018930			23059+	DC	A(RE482+32)	address of v3 source		
000188A0	00018940			23060+	DC	A(RE482+48)	address of v4 source		
000188A4	00000010			23061+	DC	A(16)	result length		
000188A8	00018910			23062+REA482	DC	A(RE482)	result address		
000188B0	00000000 00000000			23063+	DS	FD	gap		
000188B8	00000000 00000000			23064+V10482	DS	XL16	V1 output		
000188C0	00000000 00000000								
000188C8	00000000 00000000			23065+	DS	FD	gap		
000188D0				23066+*					
000188D0	B982 0011			23067+X482	DS	0F			
000188D4	4110 8E94		00001094	23068+	XGR	R1,R1			
000188D8	E711 0000 0006		00000000	23069+	LA	R1,V1FUDGE	load v1 fudge		
000188DE	E310 5010 0014		00000010	23070+	VL	v1,0(R1)	use v21 to test decoder		
000188E4	E721 0000 0006		00000000	23071+	LGF	R1,V2ADDR	load v2 source		
000188E4	E721 0000 0006		00000000	23072+	VL	v2,0(R1)	use v22 to test decoder		
000188EA	E310 5014 0014		00000014	23073+	LGF	R1,V3ADDR	load v3 source		
000188F0	E731 0000 0006		00000000	23074+	VL	v3,0(R1)	use v23 to test decoder		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000188F6	E310 5018 0014		00000018	23075+	LGF	R1,V4ADDR	load v4 source	
000188FC	E741 0000 0006		00000000	23076+	VL	v4,0(R1)	use v24 to test decoder	
00018902				23079+	DS	0H	E788 VEVAL	
00018902	E7			23080+	DC	X'E7'	- Vector Evaluate	
00018903	12			23081+	DC	X'12'	v1, v2	
00018904	30			23082+	DC	X'30'	v3, reserved	
00018905	E5			23083+	DC	HL1'229'	i5	
00018906	40			23084+	DC	x'40'	v4, RXB	
00018907	88			23085+	DC	X'88'		
00018908	E710 5030 000E		000188B8	23087+	VST	V1,V10482	save v1 output	
0001890E	07FB			23088+	BR	R11	return	
00018910				23089+RE482	DC	0F	xl16 expected result	
00018910				23090+	DROP	R5		
00018910	EEEEEEEE 66666666			23091	DC	XL16'EEEEEEEE 66666666 AAAAAAAA 33333333'	result	
00018918	AAAAAAAA 33333333							
00018920	33333333 55555555			23092	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00018928	66666666 99999999							
00018930	77777777 BBBB BBBB			23093	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00018938	DDDDDDDD EEEEEEEE							
00018940	AAAAAAAA CCCCCCCC			23094	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00018948	33333333 55555555							
				23095				
				23096				
				23097 * Row 29				
				23098 * i5 = 234:		/* 11101 010 +++ */		
				23099	VRI_K	VEVAL,234		
00018950				23100+	DS	0FD		
00018950		00018950		23101+	USING	*,R5	base for test data and test routine	
00018950	00018998			23102+T483	DC	A(X483)	address of test routine	
00018954	01E3			23103+	DC	H'483'	test number	
00018956	00			23104+	DC	X'00'		
00018957	EA			23105+	DC	HL1'234'	i5	
00018958	E5C5E5C1 D3404040			23106+	DC	CL8'VEVAL'	instruction name	
00018960	000189E8			23107+	DC	A(RE483+16)	address of v2 source	
00018964	000189F8			23108+	DC	A(RE483+32)	address of v3 source	
00018968	00018A08			23109+	DC	A(RE483+48)	address of v4 source	
0001896C	00000010			23110+	DC	A(16)	result length	
00018970	000189D8			23111+REA483	DC	A(RE483)	result address	
00018978	00000000 00000000			23112+	DS	FD	gap	
00018980	00000000 00000000			23113+V10483	DS	XL16	V1 output	
00018988	00000000 00000000							
00018990	00000000 00000000			23114+	DS	FD	gap	
				23115+*				
00018998				23116+X483	DS	0F		
00018998	B982 0011			23117+	XGR	R1,R1		
0001899C	4110 8E94		00001094	23118+	LA	R1,V1FUDGE	load v1 fudge	
000189A0	E711 0000 0006		00000000	23119+	VL	v1,0(R1)	use v21 to test decoder	
000189A6	E310 5010 0014		00000010	23120+	LGF	R1,V2ADDR	load v2 source	
000189AC	E721 0000 0006		00000000	23121+	VL	v2,0(R1)	use v22 to test decoder	
000189B2	E310 5014 0014		00000014	23122+	LGF	R1,V3ADDR	load v3 source	
000189B8	E731 0000 0006		00000000	23123+	VL	v3,0(R1)	use v23 to test decoder	
000189BE	E310 5018 0014		00000018	23124+	LGF	R1,V4ADDR	load v4 source	
000189C4	E741 0000 0006		00000000	23125+	VL	v4,0(R1)	use v24 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000189CA				23128+	DS	0H		E788 VEVAL	
000189CA	E7			23129+	DC	X'E7'		- Vector Evaluate	
000189CB	12			23130+	DC	X'12'		v1, v2	
000189CC	30			23131+	DC	X'30'		v3, reserved	
000189CD	EA			23132+	DC	HL1'234'		i5	
000189CE	40			23133+	DC	x'40'		v4, RXB	
000189CF	88			23134+	DC	X'88'			
000189D0	E710 5030 000E		00018980	23136+	VST	V1,V10483		save v1 output	
000189D6	07FB			23137+	BR	R11		return	
000189D8				23138+RE483	DC	0F		xl16 expected result	
000189D8				23139+	DR0P	R5			
000189D8	CCCCCCCC	99999999		23140	DC	XL16'CCCCCCCC 99999999 22222222 55555555'		result	
000189E0	22222222	55555555							
000189E8	33333333	55555555		23141	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
000189F0	99999999	AAAAAAA							
000189F8	11111111	22222222		23142	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00018A00	44444444	88888888							
00018A08	FFFFFFFF	EEEEEEEE		23143	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'		v4	
00018A10	DDDDDDDD	BBBBBBBB							
				23144					
00018A18				23145	VRI_K	VEVAL, 234			
00018A18				23146+	DS	0FD			
00018A18		00018A18		23147+	USING	*, R5		base for test data and test routine	
00018A18	00018A60			23148+T484	DC	A(X484)		address of test routine	
00018A1C	01E4			23149+	DC	H'484'		test number	
00018A1E	00			23150+	DC	X'00'			
00018A1F	EA			23151+	DC	HL1'234'		i5	
00018A20	E5C5E5C1	D3404040		23152+	DC	CL8'VEVAL'		instruction name	
00018A28	00018AB0			23153+	DC	A(RE484+16)		address of v2 source	
00018A2C	00018AC0			23154+	DC	A(RE484+32)		address of v3 source	
00018A30	00018AD0			23155+	DC	A(RE484+48)		address of v4 source	
00018A34	00000010			23156+	DC	A(16)		result length	
00018A38	00018AA0			23157+REA484	DC	A(RE484)		result address	
00018A40	00000000	00000000		23158+	DS	FD		gap	
00018A48	00000000	00000000		23159+V10484	DS	XL16		V1 output	
00018A50	00000000	00000000							
00018A58	00000000	00000000		23160+	DS	FD		gap	
				23161+*					
00018A60				23162+X484	DS	0F			
00018A60	B982 0011			23163+	XGR	R1, R1			
00018A64	4110 8E94		00001094	23164+	LA	R1, V1FUDGE		load v1 fudge	
00018A68	E711 0000 0006		00000000	23165+	VL	v1, 0(R1)		use v21 to test decoder	
00018A6E	E310 5010 0014		00000010	23166+	LGF	R1, V2ADDR		load v2 source	
00018A74	E721 0000 0006		00000000	23167+	VL	v2, 0(R1)		use v22 to test decoder	
00018A7A	E310 5014 0014		00000014	23168+	LGF	R1, V3ADDR		load v3 source	
00018A80	E731 0000 0006		00000000	23169+	VL	v3, 0(R1)		use v23 to test decoder	
00018A86	E310 5018 0014		00000018	23170+	LGF	R1, V4ADDR		load v4 source	
00018A8C	E741 0000 0006		00000000	23171+	VL	v4, 0(R1)		use v24 to test decoder	
00018A92				23174+	DS	0H		E788 VEVAL	
00018A92	E7			23175+	DC	X'E7'		- Vector Evaluate	
00018A93	12			23176+	DC	X'12'		v1, v2	
00018A94	30			23177+	DC	X'30'		v3, reserved	
00018A95	EA			23178+	DC	HL1'234'		i5	
00018A96	40			23179+	DC	x'40'		v4, RXB	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00018A97	88			23180+	DC	X'88'			
00018A98	E710 5030 000E		00018A48	23182+	VST	V1,V10484	save v1 output		
00018A9E	07FB			23183+	BR	R11	return		
00018AA0				23184+RE484	DC	0F	xl16 expected result		
00018AA0				23185+	DR0P	R5			
00018AA0	DDDDDDDD 33333333			23186	DC	XL16'DDDDDDDD 33333333 CCCCCCCC AAAAAAAA'	result		
00018AA8	CCCCCCCC AAAAAAAA								
00018AB0	33333333 55555555			23187	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00018AB8	66666666 99999999								
00018AC0	77777777 BBBB BBBB			23188	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
00018AC8	DDDDDDDD EEEEEEEE								
00018AD0	AAAAAAAA CCCCCCCC			23189	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00018AD8	33333333 55555555								
				23190					
				23191 * i5 = 235:		/* 11101 011 +++ */			
				23192	VRI_K	VEVAL,235			
00018AE0				23193+	DS	0FD			
00018AE0		00018AE0		23194+	USING	*,R5	base for test data and test routine		
00018AE0	00018B28			23195+T485	DC	A(X485)	address of test routine		
00018AE4	01E5			23196+	DC	H'485'	test number		
00018AE6	00			23197+	DC	X'00'			
00018AE7	EB			23198+	DC	HL1'235'	i5		
00018AE8	E5C5E5C1 D3404040			23199+	DC	CL8'VEVAL'	instruction name		
00018AF0	00018B78			23200+	DC	A(RE485+16)	address of v2 source		
00018AF4	00018B88			23201+	DC	A(RE485+32)	address of v3 source		
00018AF8	00018B98			23202+	DC	A(RE485+48)	address of v4 source		
00018AFC	00000010			23203+	DC	A(16)	result length		
00018B00	00018B68			23204+REA485	DC	A(RE485)	result address		
00018B08	00000000 00000000			23205+	DS	FD	gap		
00018B10	00000000 00000000			23206+V10485	DS	XL16	V1 output		
00018B18	00000000 00000000								
00018B20	00000000 00000000			23207+	DS	FD	gap		
				23208+*					
00018B28				23209+X485	DS	0F			
00018B28	B982 0011			23210+	XGR	R1,R1			
00018B2C	4110 8E94		00001094	23211+	LA	R1,V1FUDGE	load v1 fudge		
00018B30	E711 0000 0006		00000000	23212+	VL	v1,0(R1)	use v21 to test decoder		
00018B36	E310 5010 0014		00000010	23213+	LGF	R1,V2ADDR	load v2 source		
00018B3C	E721 0000 0006		00000000	23214+	VL	v2,0(R1)	use v22 to test decoder		
00018B42	E310 5014 0014		00000014	23215+	LGF	R1,V3ADDR	load v3 source		
00018B48	E731 0000 0006		00000000	23216+	VL	v3,0(R1)	use v23 to test decoder		
00018B4E	E310 5018 0014		00000018	23217+	LGF	R1,V4ADDR	load v4 source		
00018B54	E741 0000 0006		00000000	23218+	VL	v4,0(R1)	use v24 to test decoder		
00018B5A				23221+	DS	0H	E788 VEVAL		
00018B5A	E7			23222+	DC	X'E7'	- Vector Evaluate		
00018B5B	12			23223+	DC	X'12'	v1, v2		
00018B5C	30			23224+	DC	X'30'	v3, reserved		
00018B5D	EB			23225+	DC	HL1'235'	i5		
00018B5E	40			23226+	DC	x'40'	v4, RXB		
00018B5F	88			23227+	DC	X'88'			
00018B60	E710 5030 000E		00018B10	23229+	VST	V1,V10485	save v1 output		
00018B66	07FB			23230+	BR	R11	return		
00018B68				23231+RE485	DC	0F	xl16 expected result		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00018B68				23232+	DROP	R5			
00018B68	DDDDDDDD	99999999		23233	DC	XL16'	DDDDDDDD 99999999 22222222 DDDDDDDDD'	result	
00018B70	22222222	DDDDDDDD							
00018B78	33333333	55555555		23234	DC	XL16'	33333333 55555555 99999999 AAAAAAAA'	v2	
00018B80	99999999	AAAAAAA							
00018B88	11111111	22222222		23235	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00018B90	44444444	88888888							
00018B98	FFFFFFFF	EEEEEEEE		23236	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00018BA0	DDDDDDDD	BBBBBBBB							
				23237					
				23238	VRI_K	VEVAL, 235			
00018BA8				23239+	DS	0FD			
00018BA8			00018BA8	23240+	USING	*, R5		base for test data and test routine	
00018BA8	00018BF0			23241+T486	DC	A(X486)		address of test routine	
00018BAC	01E6			23242+	DC	H'486'		test number	
00018BAE	00			23243+	DC	X'00'			
00018BAF	EB			23244+	DC	HL1'235'		i5	
00018BB0	E5C5E5C1	D3404040		23245+	DC	CL8'VEVAL'		instruction name	
00018BB8	00018C40			23246+	DC	A(RE486+16)		address of v2 source	
00018BBC	00018C50			23247+	DC	A(RE486+32)		address of v3 source	
00018BC0	00018C60			23248+	DC	A(RE486+48)		address of v4 source	
00018BC4	00000010			23249+	DC	A(16)		result length	
00018BC8	00018C30			23250+REA486	DC	A(RE486)		result address	
00018BD0	00000000	00000000		23251+	DS	FD		gap	
00018BD8	00000000	00000000		23252+V10486	DS	XL16		V1 output	
00018BE0	00000000	00000000							
00018BE8	00000000	00000000		23253+	DS	FD		gap	
				23254+*					
00018BF0				23255+X486	DS	0F			
00018BF0	B982 0011			23256+	XGR	R1, R1			
00018BF4	4110 8E94		00001094	23257+	LA	R1, V1FUDGE		load v1 fudge	
00018BF8	E711 0000 0006		00000000	23258+	VL	v1, 0(R1)		use v21 to test decoder	
00018BFE	E310 5010 0014		00000010	23259+	LGF	R1, V2ADDR		load v2 source	
00018C04	E721 0000 0006		00000000	23260+	VL	v2, 0(R1)		use v22 to test decoder	
00018C0A	E310 5014 0014		00000014	23261+	LGF	R1, V3ADDR		load v3 source	
00018C10	E731 0000 0006		00000000	23262+	VL	v3, 0(R1)		use v23 to test decoder	
00018C16	E310 5018 0014		00000018	23263+	LGF	R1, V4ADDR		load v4 source	
00018C1C	E741 0000 0006		00000000	23264+	VL	v4, 0(R1)		use v24 to test decoder	
00018C22				23267+	DS	0H		E788 VEVAL	
00018C22	E7			23268+	DC	X'E7'		- Vector Evaluate	
00018C23	12			23269+	DC	X'12'		v1, v2	
00018C24	30			23270+	DC	X'30'		v3, reserved	
00018C25	EB			23271+	DC	HL1'235'		i5	
00018C26	40			23272+	DC	x'40'		v4, RXB	
00018C27	88			23273+	DC	X'88'			
00018C28	E710 5030 000E		00018BD8	23275+	VST	V1, V10486		save v1 output	
00018C2E	07FB			23276+	BR	R11		return	
00018C30				23277+RE486	DC	0F		xl16 expected result	
00018C30				23278+	DROP	R5			
00018C30	FFFFFFFF	33333333		23279	DC	XL16'	FFFFFFFF 33333333 CCCCCCCC AAAAAAAA'	result	
00018C38	CCCCCCCC	AAAAAAA							
00018C40	33333333	55555555		23280	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00018C48	66666666	99999999							
00018C50	77777777	BBBBBBBB		23281	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00018C58	DDDDDDDD	EEEEEEEE							
00018C60	AAAAAAAA	CCCCCCCC		23282	DC	XL16	'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00018C68	33333333	55555555							
				23283					
				23284	* i5 =	236:	/* 11101 100 +++ */		
				23285	VRI_K	VEVAL,	236		
00018C70				23286+	DS	0FD			
00018C70			00018C70	23287+	USING	*,R5		base for test data and test routine	
00018C70	00018CB8			23288+T487	DC	A(X487)		address of test routine	
00018C74	01E7			23289+	DC	H'487'		test number	
00018C76	00			23290+	DC	X'00'			
00018C77	EC			23291+	DC	HL1'236'		i5	
00018C78	E5C5E5C1	D3404040		23292+	DC	CL8'VEVAL'		instruction name	
00018C80	00018D08			23293+	DC	A(RE487+16)		address of v2 source	
00018C84	00018D18			23294+	DC	A(RE487+32)		address of v3 source	
00018C88	00018D28			23295+	DC	A(RE487+48)		address of v4 source	
00018C8C	00000010			23296+	DC	A(16)		result length	
00018C90	00018CF8			23297+REA487	DC	A(RE487)		result address	
00018C98	00000000	00000000		23298+	DS	FD		gap	
00018CA0	00000000	00000000		23299+V10487	DS	XL16		V1 output	
00018CA8	00000000	00000000							
00018CB0	00000000	00000000		23300+	DS	FD		gap	
				23301+*					
00018CB8				23302+X487	DS	0F			
00018CB8	B982	0011		23303+	XGR	R1,R1			
00018CBC	4110	8E94	00001094	23304+	LA	R1,V1FUDGE		load v1 fudge	
00018CC0	E711	0000	0006	23305+	VL	v1,0(R1)		use v21 to test decoder	
00018CC6	E310	5010	0014	23306+	LGF	R1,V2ADDR		load v2 source	
00018CCC	E721	0000	0006	23307+	VL	v2,0(R1)		use v22 to test decoder	
00018CD2	E310	5014	0014	23308+	LGF	R1,V3ADDR		load v3 source	
00018CD8	E731	0000	0006	23309+	VL	v3,0(R1)		use v23 to test decoder	
00018CDE	E310	5018	0014	23310+	LGF	R1,V4ADDR		load v4 source	
00018CE4	E741	0000	0006	23311+	VL	v4,0(R1)		use v24 to test decoder	
00018CEA				23314+	DS	0H		E788 VEVAL	
00018CEA	E7			23315+	DC	X'E7'		- Vector Evaluate	
00018CEB	12			23316+	DC	X'12'		v1, v2	
00018CEC	30			23317+	DC	X'30'		v3, reserved	
00018CED	EC			23318+	DC	HL1'236'		i5	
00018CEE	40			23319+	DC	x'40'		v4, RXB	
00018CEF	88			23320+	DC	X'88'			
00018CF0	E710	5030	000E	23322+	VST	V1,V10487		save v1 output	
00018CF6	07FB		00018CA0	23323+	BR	R11		return	
00018CF8				23324+RE487	DC	0F		xl16 expected result	
00018CF8				23325+	DROP	R5			
00018CF8	EEEEEEEE	DDDDDDDD		23326	DC	XL16	'EEEEEEEE DDDDDDDD BBBB BBBB 77777777'	result	
00018D00	BBBBBBBB	77777777							
00018D08	33333333	55555555		23327	DC	XL16	'33333333 55555555 99999999 AAAAAAAA'	v2	
00018D10	99999999	AAAAAAAA							
00018D18	11111111	22222222		23328	DC	XL16	'11111111 22222222 44444444 88888888'	v3	
00018D20	44444444	88888888							
00018D28	FFFFFFFF	EEEEEEEE		23329	DC	XL16	'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00018D30	DDDDDDDD	BBBBBBBB							
				23330					
				23331	VRI_K	VEVAL,	236		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00018D38				23332+	DS	0FD			
00018D38		00018D38		23333+	USING	*,R5		base for test data and test routine	
00018D38	00018D80			23334+T488	DC	A(X488)		address of test routine	
00018D3C	01E8			23335+	DC	H'488'		test number	
00018D3E	00			23336+	DC	X'00'			
00018D3F	EC			23337+	DC	HL1'236'		i5	
00018D40	E5C5E5C1 D3404040			23338+	DC	CL8'VEVAL'		instruction name	
00018D48	00018DD0			23339+	DC	A(RE488+16)		address of v2 source	
00018D4C	00018DE0			23340+	DC	A(RE488+32)		address of v3 source	
00018D50	00018DF0			23341+	DC	A(RE488+48)		address of v4 source	
00018D54	00000010			23342+	DC	A(16)		result length	
00018D58	00018DC0			23343+REA488	DC	A(RE488)		result address	
00018D60	00000000 00000000			23344+	DS	FD		gap	
00018D68	00000000 00000000			23345+V10488	DS	XL16		V1 output	
00018D70	00000000 00000000								
00018D78	00000000 00000000			23346+	DS	FD		gap	
				23347+*					
00018D80				23348+X488	DS	0F			
00018D80	B982 0011			23349+	XGR	R1,R1			
00018D84	4110 8E94		00001094	23350+	LA	R1,V1FUDGE		load v1 fudge	
00018D88	E711 0000 0006		00000000	23351+	VL	v1,0(R1)		use v21 to test decoder	
00018D8E	E310 5010 0014		00000010	23352+	LGF	R1,V2ADDR		load v2 source	
00018D94	E721 0000 0006		00000000	23353+	VL	v2,0(R1)		use v22 to test decoder	
00018D9A	E310 5014 0014		00000014	23354+	LGF	R1,V3ADDR		load v3 source	
00018DA0	E731 0000 0006		00000000	23355+	VL	v3,0(R1)		use v23 to test decoder	
00018DA6	E310 5018 0014		00000018	23356+	LGF	R1,V4ADDR		load v4 source	
00018DAC	E741 0000 0006		00000000	23357+	VL	v4,0(R1)		use v24 to test decoder	
00018DB2				23360+	DS	0H		E788 VEVAL	
00018DB2	E7			23361+	DC	X'E7'		- Vector Evaluate	
00018DB3	12			23362+	DC	X'12'		v1, v2	
00018DB4	30			23363+	DC	X'30'		v3, reserved	
00018DB5	EC			23364+	DC	HL1'236'		i5	
00018DB6	40			23365+	DC	x'40'		v4, RXB	
00018DB7	88			23366+	DC	X'88'			
00018DB8	E710 5030 000E		00018D68	23368+	VST	V1,V10488		save v1 output	
00018DBE	07FB			23369+	BR	R11		return	
00018DC0				23370+RE488	DC	0F		xl16 expected result	
00018DC0				23371+	DROP	R5			
00018DC0	CCCCCCCC 66666666			23372	DC	XL16'CCCCCCCC 66666666 AAAAAAAA 33333333'		result	
00018DC8	AAAAAAAA 33333333								
00018DD0	33333333 55555555			23373	DC	XL16'33333333 55555555 66666666 99999999'		v2	
00018DD8	66666666 99999999								
00018DE0	77777777 BBBB BBBB			23374	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
00018DE8	DDDDDDDD EEEEEEEE								
00018DF0	AAAAAAAA CCCCCCCC			23375	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
00018DF8	33333333 55555555								
				23376					
				23377 * i5 = 237:	/*	11101 101 +++ */			
				23378	VRI_K	VEVAL,237			
00018E00				23379+	DS	0FD			
00018E00		00018E00		23380+	USING	*,R5		base for test data and test routine	
00018E00	00018E48			23381+T489	DC	A(X489)		address of test routine	
00018E04	01E9			23382+	DC	H'489'		test number	
00018E06	00			23383+	DC	X'00'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00018E07	ED			23384+	DC	HL1'237'	i5
00018E08	E5C5E5C1 D3404040			23385+	DC	CL8'VEVAL'	instruction name
00018E10	00018E98			23386+	DC	A(RE489+16)	address of v2 source
00018E14	00018EA8			23387+	DC	A(RE489+32)	address of v3 source
00018E18	00018EB8			23388+	DC	A(RE489+48)	address of v4 source
00018E1C	00000010			23389+	DC	A(16)	result length
00018E20	00018E88			23390+REA489	DC	A(RE489)	result address
00018E28	00000000 00000000			23391+	DS	FD	gap
00018E30	00000000 00000000			23392+V10489	DS	XL16	V1 output
00018E38	00000000 00000000						
00018E40	00000000 00000000			23393+	DS	FD	gap
				23394+*			
00018E48				23395+X489	DS	0F	
00018E48	B982 0011			23396+	XGR	R1, R1	
00018E4C	4110 8E94		00001094	23397+	LA	R1, V1FUDGE	load v1 fudge
00018E50	E711 0000 0006		00000000	23398+	VL	v1, 0(R1)	use v21 to test decoder
00018E56	E310 5010 0014		00000010	23399+	LGF	R1, V2ADDR	load v2 source
00018E5C	E721 0000 0006		00000000	23400+	VL	v2, 0(R1)	use v22 to test decoder
00018E62	E310 5014 0014		00000014	23401+	LGF	R1, V3ADDR	load v3 source
00018E68	E731 0000 0006		00000000	23402+	VL	v3, 0(R1)	use v23 to test decoder
00018E6E	E310 5018 0014		00000018	23403+	LGF	R1, V4ADDR	load v4 source
00018E74	E741 0000 0006		00000000	23404+	VL	v4, 0(R1)	use v24 to test decoder
00018E7A				23407+	DS	0H	E788 VEVAL
00018E7A	E7			23408+	DC	X'E7'	- Vector Evaluate
00018E7B	12			23409+	DC	X'12'	v1, v2
00018E7C	30			23410+	DC	X'30'	v3, reserved
00018E7D	ED			23411+	DC	HL1'237'	i5
00018E7E	40			23412+	DC	x'40'	v4, RXB
00018E7F	88			23413+	DC	X'88'	
00018E80	E710 5030 000E		00018E30	23415+	VST	V1, V10489	save v1 output
00018E86	07FB			23416+	BR	R11	return
00018E88				23417+RE489	DC	0F	xl16 expected result
00018E88				23418+	DROP	R5	
00018E88	FFFFFFFF DDDDDDDD			23419	DC	XL16'FFFFFFFF DDDDDDDD BBBBBBBB FFFFFFFF'	result
00018E90	BBBBBBBB FFFFFFFF						
00018E98	33333333 55555555			23420	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00018EA0	99999999 AAAAAAAA						
00018EA8	11111111 22222222			23421	DC	XL16'11111111 22222222 44444444 88888888'	v3
00018EB0	44444444 88888888						
00018EB8	FFFFFFFF EEEEEEEE			23422	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4
00018EC0	DDDDDDDD BBBBBBBB						
				23423			
				23424	VRI_K	VEVAL, 237	
00018EC8				23425+	DS	0FD	
00018EC8		00018EC8		23426+	USING	*, R5	base for test data and test routine
00018EC8	00018F10			23427+T490	DC	A(X490)	address of test routine
00018ECC	01EA			23428+	DC	H'490'	test number
00018ECE	00			23429+	DC	X'00'	
00018ECF	ED			23430+	DC	HL1'237'	i5
00018ED0	E5C5E5C1 D3404040			23431+	DC	CL8'VEVAL'	instruction name
00018ED8	00018F60			23432+	DC	A(RE490+16)	address of v2 source
00018EDC	00018F70			23433+	DC	A(RE490+32)	address of v3 source
00018EE0	00018F80			23434+	DC	A(RE490+48)	address of v4 source
00018EE4	00000010			23435+	DC	A(16)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00018EE8	00018F50			23436+REA490	DC	A(RE490)	result address
00018EF0	00000000 00000000			23437+	DS	FD	gap
00018EF8	00000000 00000000			23438+V10490	DS	XL16	V1 output
00018F00	00000000 00000000						
00018F08	00000000 00000000			23439+	DS	FD	gap
				23440+*			
00018F10				23441+X490	DS	0F	
00018F10	B982 0011			23442+	XGR	R1, R1	
00018F14	4110 8E94		00001094	23443+	LA	R1, V1FUDGE	load v1 fudge
00018F18	E711 0000 0006		00000000	23444+	VL	v1, 0(R1)	use v21 to test decoder
00018F1E	E310 5010 0014		00000010	23445+	LGF	R1, V2ADDR	load v2 source
00018F24	E721 0000 0006		00000000	23446+	VL	v2, 0(R1)	use v22 to test decoder
00018F2A	E310 5014 0014		00000014	23447+	LGF	R1, V3ADDR	load v3 source
00018F30	E731 0000 0006		00000000	23448+	VL	v3, 0(R1)	use v23 to test decoder
00018F36	E310 5018 0014		00000018	23449+	LGF	R1, V4ADDR	load v4 source
00018F3C	E741 0000 0006		00000000	23450+	VL	v4, 0(R1)	use v24 to test decoder
00018F42				23453+	DS	0H	E788 VEVAL
00018F42	E7			23454+	DC	X'E7'	- Vector Evaluate
00018F43	12			23455+	DC	X'12'	v1, v2
00018F44	30			23456+	DC	X'30'	v3, reserved
00018F45	ED			23457+	DC	HL1'237'	i5
00018F46	40			23458+	DC	x'40'	v4, RXB
00018F47	88			23459+	DC	X'88'	
00018F48	E710 5030 000E		00018EF8	23461+	VST	V1, V10490	save v1 output
00018F4E	07FB			23462+	BR	R11	return
00018F50				23463+RE490	DC	0F	xl16 expected result
00018F50				23464+	DROP	R5	
00018F50	EEEEEEEE 66666666			23465	DC	XL16'EEEEEEEE 66666666 AAAAAAAA 33333333'	result
00018F58	AAAAAAAA 33333333						
00018F60	33333333 55555555			23466	DC	XL16'33333333 55555555 66666666 99999999'	v2
00018F68	66666666 99999999						
00018F70	77777777 BBBB BBBB			23467	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
00018F78	DDDD DDDD EEEEEEEE						
00018F80	AAAAAAAA CCCCCCCC			23468	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
00018F88	33333333 55555555						
				23469			
				23470 * i5 = 238:	/*	11101 110 */	
				23471	VRI_K	VEVAL, 238	
00018F90				23472+	DS	0FD	
00018F90		00018F90		23473+	USING	*, R5	base for test data and test routine
00018F90	00018FD8			23474+T491	DC	A(X491)	address of test routine
00018F94	01EB			23475+	DC	H'491'	test number
00018F96	00			23476+	DC	X'00'	
00018F97	EE			23477+	DC	HL1'238'	i5
00018F98	E5C5E5C1 D3404040			23478+	DC	CL8'VEVAL'	instruction name
00018FA0	00019028			23479+	DC	A(RE491+16)	address of v2 source
00018FA4	00019038			23480+	DC	A(RE491+32)	address of v3 source
00018FA8	00019048			23481+	DC	A(RE491+48)	address of v4 source
00018FAC	00000010			23482+	DC	A(16)	result length
00018FB0	00019018			23483+REA491	DC	A(RE491)	result address
00018FB8	00000000 00000000			23484+	DS	FD	gap
00018FC0	00000000 00000000			23485+V10491	DS	XL16	V1 output
00018FC8	00000000 00000000						
00018FD0	00000000 00000000			23486+	DS	FD	gap

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00018FD8				23487+*				
00018FD8	B982 0011			23488+X491	DS	0F		
00018FDC	4110 8E94		00001094	23489+	XGR	R1,R1		
00018FE0	E711 0000 0006		00000000	23490+	LA	R1,V1FUDGE	load v1 fudge	
00018FE6	E310 5010 0014		00000010	23491+	VL	v1,0(R1)	use v21 to test decoder	
00018FEC	E721 0000 0006		00000000	23492+	LGF	R1,V2ADDR	load v2 source	
00018FF2	E310 5014 0014		00000014	23493+	VL	v2,0(R1)	use v22 to test decoder	
00018FF8	E731 0000 0006		00000000	23494+	LGF	R1,V3ADDR	load v3 source	
00018FFE	E310 5018 0014		00000018	23495+	VL	v3,0(R1)	use v23 to test decoder	
00019004	E741 0000 0006		00000000	23496+	LGF	R1,V4ADDR	load v4 source	
				23497+	VL	v4,0(R1)	use v24 to test decoder	
0001900A				23500+	DS	0H	E788 VEVAL	
0001900A	E7			23501+	DC	X'E7'	- Vector Evaluate	
0001900B	12			23502+	DC	X'12'	v1, v2	
0001900C	30			23503+	DC	X'30'	v3, reserved	
0001900D	EE			23504+	DC	HL1'238'	i5	
0001900E	40			23505+	DC	x'40'	v4, RXB	
0001900F	88			23506+	DC	X'88'		
00019010	E710 5030 000E		00018FC0	23508+	VST	V1,V10491	save v1 output	
00019016	07FB			23509+	BR	R11	return	
00019018				23510+RE491	DC	0F	xl16 expected result	
00019018				23511+	DROP	R5		
00019018	EEEEEEEE DDDDDDDD			23512	DC	XL16'EEEEEEEE DDDDDDDD BBBBBBBB 77777777'	result	
00019020	BBBBBBBB 77777777							
00019028	33333333 55555555			23513	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00019030	99999999 AAAAAAAA							
00019038	11111111 22222222			23514	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00019040	44444444 88888888							
00019048	FFFFFFFF EEEEEEEE			23515	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00019050	DDDDDDDD BBBBBBBB							
				23516				
00019058				23517	VRI_K	VEVAL, 238		
00019058		00019058		23518+	DS	0FD		
00019058	000190A0			23519+	USING	*,R5	base for test data and test routine	
0001905C	01EC			23520+T492	DC	A(X492)	address of test routine	
0001905E	00			23521+	DC	H'492'	test number	
0001905F	EE			23522+	DC	X'00'		
00019060	E5C5E5C1 D3404040			23523+	DC	HL1'238'	i5	
00019068	000190F0			23524+	DC	CL8'VEVAL'	instruction name	
0001906C	00019100			23525+	DC	A(RE492+16)	address of v2 source	
00019070	00019110			23526+	DC	A(RE492+32)	address of v3 source	
00019074	00000010			23527+	DC	A(RE492+48)	address of v4 source	
00019078	000190E0			23528+	DC	A(16)	result length	
00019080	00000000 00000000			23529+REA492	DC	A(RE492)	result address	
00019088	00000000 00000000			23530+	DS	FD	gap	
00019090	00000000 00000000			23531+V10492	DS	XL16	V1 output	
00019098	00000000 00000000			23532+	DS	FD	gap	
				23533+*				
000190A0				23534+X492	DS	0F		
000190A0	B982 0011			23535+	XGR	R1,R1		
000190A4	4110 8E94		00001094	23536+	LA	R1,V1FUDGE	load v1 fudge	
000190A8	E711 0000 0006		00000000	23537+	VL	v1,0(R1)	use v21 to test decoder	
000190AE	E310 5010 0014		00000010	23538+	LGF	R1,V2ADDR	load v2 source	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000190B4	E721 0000 0006		00000000	23539+	VL	v2,0(R1)	use v22 to test decoder	
000190BA	E310 5014 0014		00000014	23540+	LGF	R1,V3ADDR	load v3 source	
000190C0	E731 0000 0006		00000000	23541+	VL	v3,0(R1)	use v23 to test decoder	
000190C6	E310 5018 0014		00000018	23542+	LGF	R1,V4ADDR	load v4 source	
000190CC	E741 0000 0006		00000000	23543+	VL	v4,0(R1)	use v24 to test decoder	
000190D2				23546+	DS	0H	E788 VEVAL	
000190D2	E7			23547+	DC	X'E7'	- Vector Evaluate	
000190D3	12			23548+	DC	X'12'	v1, v2	
000190D4	30			23549+	DC	X'30'	v3, reserved	
000190D5	EE			23550+	DC	HL1'238'	i5	
000190D6	40			23551+	DC	x'40'	v4, RXB	
000190D7	88			23552+	DC	X'88'		
000190D8	E710 5030 000E		00019088	23554+	VST	V1,V10492	save v1 output	
000190DE	07FB			23555+	BR	R11	return	
000190E0				23556+RE492	DC	0F	xl16 expected result	
000190E0				23557+	DROP	R5		
000190E0	DDDDDDDD 77777777			23558	DC	XL16'DDDDDDDD 77777777 EEEEEEEE BBBB BBBB'	result	
000190E8	EEEEEEEE BBBB BBBB							
000190F0	33333333 55555555			23559	DC	XL16'33333333 55555555 66666666 99999999'	v2	
000190F8	66666666 99999999							
00019100	77777777 BBBB BBBB			23560	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3	
00019108	DDDDDDDD EEEEEEEE							
00019110	AAAAAAAA CCCCCCCC			23561	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00019118	33333333 55555555							
				23562				
				23563				
				23564 * Row 30				
				23565 * i5 = 240:		/* 11110 000 */		
00019120				23566	VRI_K	VEVAL,240		
00019120		00019120		23567+	DS	0FD		
00019120	00019168			23568+	USING	*,R5	base for test data and test routine	
00019120	01ED			23569+T493	DC	A(X493)	address of test routine	
00019124	00			23570+	DC	H'493'	test number	
00019126	00			23571+	DC	X'00'		
00019127	F0			23572+	DC	HL1'240'	i5	
00019128	E5C5E5C1 D3404040			23573+	DC	CL8'VEVAL'	instruction name	
00019130	000191B8			23574+	DC	A(RE493+16)	address of v2 source	
00019134	000191C8			23575+	DC	A(RE493+32)	address of v3 source	
00019138	000191D8			23576+	DC	A(RE493+48)	address of v4 source	
0001913C	00000010			23577+	DC	A(16)	result length	
00019140	000191A8			23578+REA493	DC	A(RE493)	result address	
00019148	00000000 00000000			23579+	DS	FD	gap	
00019150	00000000 00000000			23580+V10493	DS	XL16	V1 output	
00019158	00000000 00000000							
00019160	00000000 00000000			23581+	DS	FD	gap	
				23582+*				
00019168				23583+X493	DS	0F		
00019168	B982 0011			23584+	XGR	R1,R1		
0001916C	4110 8E94		00001094	23585+	LA	R1,V1FUDGE	load v1 fudge	
00019170	E711 0000 0006		00000000	23586+	VL	v1,0(R1)	use v21 to test decoder	
00019176	E310 5010 0014		00000010	23587+	LGF	R1,V2ADDR	load v2 source	
0001917C	E721 0000 0006		00000000	23588+	VL	v2,0(R1)	use v22 to test decoder	
00019182	E310 5014 0014		00000014	23589+	LGF	R1,V3ADDR	load v3 source	
00019188	E731 0000 0006		00000000	23590+	VL	v3,0(R1)	use v23 to test decoder	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001918E	E310 5018 0014		00000018	23591+	LGF	R1,V4ADDR	load v4 source	
00019194	E741 0000 0006		00000000	23592+	VL	v4,0(R1)	use v24 to test decoder	
0001919A				23595+	DS	0H	E788 VEVAL	
0001919A	E7			23596+	DC	X'E7'	- Vector Evaluate	
0001919B	12			23597+	DC	X'12'	v1, v2	
0001919C	30			23598+	DC	X'30'	v3, reserved	
0001919D	F0			23599+	DC	HL1'240'	i5	
0001919E	40			23600+	DC	x'40'	v4, RXB	
0001919F	88			23601+	DC	X'88'		
000191A0	E710 5030 000E		00019150	23603+	VST	V1,V10493	save v1 output	
000191A6	07FB			23604+	BR	R11	return	
000191A8				23605+RE493	DC	0F	xl16 expected result	
000191A8				23606+	DR0P	R5		
000191A8	CCCCCCCC	AAAAAAAA		23607	DC	XL16'CCCCCCCC	AAAAAAAA 66666666 55555555'	result
000191B0	66666666	55555555						
000191B8	33333333	55555555		23608	DC	XL16'33333333	55555555 99999999 AAAAAAAA'	v2
000191C0	99999999	AAAAAAAA						
000191C8	11111111	22222222		23609	DC	XL16'11111111	22222222 44444444 88888888'	v3
000191D0	44444444	88888888						
000191D8	FFFFFFFF	EEEEEEEE		23610	DC	XL16'FFFFFFFF	EEEEEEEE DDDDDDDD BBBB BBBB'	v4
000191E0	DDDDDDDD	BBBBBBBB						
000191E8				23611				
000191E8				23612	VRI_K	VEVAL, 240		
000191E8		000191E8		23613+	DS	0FD		
000191E8	00019230			23614+	USING	*,R5	base for test data and test routine	
000191EC	01EE			23615+T494	DC	A(X494)	address of test routine	
000191EE	00			23616+	DC	H'494'	test number	
000191EF	F0			23617+	DC	X'00'		
000191F0	E5C5E5C1	D3404040		23618+	DC	HL1'240'	i5	
000191F8	00019280			23619+	DC	CL8'VEVAL'	instruction name	
000191FC	00019290			23620+	DC	A(RE494+16)	address of v2 source	
00019200	000192A0			23621+	DC	A(RE494+32)	address of v3 source	
00019204	00000010			23622+	DC	A(RE494+48)	address of v4 source	
00019208	00019270			23623+	DC	A(16)	result length	
00019210	00000000	00000000		23624+REA494	DC	A(RE494)	result address	
00019218	00000000	00000000		23625+	DS	FD	gap	
00019220	00000000	00000000		23626+V10494	DS	XL16	V1 output	
00019228	00000000	00000000		23627+	DS	FD	gap	
00019230				23628+*				
00019230	B982 0011			23629+X494	DS	0F		
00019234	4110 8E94		00001094	23630+	XGR	R1,R1		
00019238	E711 0000 0006		00000000	23631+	LA	R1,V1FUDGE	load v1 fudge	
0001923E	E310 5010 0014		00000010	23632+	VL	v1,0(R1)	use v21 to test decoder	
00019244	E721 0000 0006		00000000	23633+	LGF	R1,V2ADDR	load v2 source	
0001924A	E310 5014 0014		00000014	23634+	VL	v2,0(R1)	use v22 to test decoder	
00019250	E731 0000 0006		00000000	23635+	LGF	R1,V3ADDR	load v3 source	
00019256	E310 5018 0014		00000018	23636+	VL	v3,0(R1)	use v23 to test decoder	
0001925C	E741 0000 0006		00000000	23637+	LGF	R1,V4ADDR	load v4 source	
				23638+	VL	v4,0(R1)	use v24 to test decoder	
00019262				23641+	DS	0H	E788 VEVAL	
00019262	E7			23642+	DC	X'E7'	- Vector Evaluate	
00019263	12			23643+	DC	X'12'	v1, v2	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00019264	30			23644+	DC	X'30'		v3, reserved	
00019265	F0			23645+	DC	HL1'240'		i5	
00019266	40			23646+	DC	x'40'		v4, RXB	
00019267	88			23647+	DC	X'88'			
00019268	E710 5030 000E		00019218	23649+	VST	V1,V10494		save v1 output	
0001926E	07FB			23650+	BR	R11		return	
00019270				23651+RE494	DC	0F		xl16 expected result	
00019270				23652+	DROP	R5			
00019270	CCCCCCCC	AAAAAAAA		23653	DC	XL16'CCCCCCCC	AAAAAAAA 99999999 66666666'	result	
00019278	99999999	66666666							
00019280	33333333	55555555		23654	DC	XL16'33333333	55555555 66666666 99999999'	v2	
00019288	66666666	99999999							
00019290	77777777	BBBBBBBB		23655	DC	XL16'77777777	BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00019298	DDDDDDDD	EEEEEEEE							
000192A0	AAAAAAAA	CCCCCCCC		23656	DC	XL16'AAAAAAAA	CCCCCCCC 33333333 55555555'	v4	
000192A8	33333333	55555555							
000192B0				23657					
000192B0				23658 * i5 = 242:		/* 11110 010 +++ */			
000192B0				23659	VRI_K	VEVAL, 242			
000192B0		000192B0		23660+	DS	0FD			
000192B0	000192F8			23661+	USING	*, R5		base for test data and test routine	
000192B4	01EF			23662+T495	DC	A(X495)		address of test routine	
000192B6	00			23663+	DC	H'495'		test number	
000192B7	F2			23664+	DC	X'00'			
000192B8	E5C5E5C1	D3404040		23665+	DC	HL1'242'		i5	
000192C0	00019348			23666+	DC	CL8'VEVAL'		instruction name	
000192C4	00019358			23667+	DC	A(RE495+16)		address of v2 source	
000192C8	00019368			23668+	DC	A(RE495+32)		address of v3 source	
000192CC	00000010			23669+	DC	A(RE495+48)		address of v4 source	
000192D0	00019338			23670+	DC	A(16)		result length	
000192D8	00000000	00000000		23671+REA495	DC	A(RE495)		result address	
000192E0	00000000	00000000		23672+	DS	FD		gap	
000192E8	00000000	00000000		23673+V10495	DS	XL16		V1 output	
000192F0	00000000	00000000		23674+	DS	FD		gap	
000192F8				23675+*					
000192F8	B982 0011			23676+X495	DS	0F			
000192FC	4110 8E94		00001094	23677+	XGR	R1, R1			
00019300	E711 0000 0006		00000000	23678+	LA	R1, V1FUDGE		load v1 fudge	
00019306	E310 5010 0014		00000010	23679+	VL	v1, 0(R1)		use v21 to test decoder	
0001930C	E721 0000 0006		00000000	23680+	LGF	R1, V2ADDR		load v2 source	
00019312	E310 5014 0014		00000014	23681+	VL	v2, 0(R1)		use v22 to test decoder	
00019318	E731 0000 0006		00000000	23682+	LGF	R1, V3ADDR		load v3 source	
0001931E	E310 5018 0014		00000018	23683+	VL	v3, 0(R1)		use v23 to test decoder	
00019324	E741 0000 0006		00000000	23684+	LGF	R1, V4ADDR		load v4 source	
				23685+	VL	v4, 0(R1)		use v24 to test decoder	
0001932A				23688+	DS	0H		E788 VEVAL	
0001932A	E7			23689+	DC	X'E7'		- Vector Evaluate	
0001932B	12			23690+	DC	X'12'		v1, v2	
0001932C	30			23691+	DC	X'30'		v3, reserved	
0001932D	F2			23692+	DC	HL1'242'		i5	
0001932E	40			23693+	DC	x'40'		v4, RXB	
0001932F	88			23694+	DC	X'88'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00019330	E710 5030 000E		000192E0	23696+	VST	V1,V10495	save v1 output	
00019336	07FB			23697+	BR	R11	return	
00019338				23698+RE495	DC	0F	xl16 expected result	
00019338				23699+	DROP	R5		
00019338	CCCCCCCC AAAAAAAA			23700	DC	XL16'CCCCCCCC AAAAAAAA 66666666 55555555'	result	
00019340	66666666 55555555							
00019348	33333333 55555555			23701	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00019350	99999999 AAAAAAAA							
00019358	11111111 22222222			23702	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00019360	44444444 88888888							
00019368	FFFFFFFF EEEEEEEE			23703	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00019370	DDDDDDDD BBBBBBBB							
				23704				
				23705	VRI_K	VEVAL, 242		
00019378				23706+	DS	0FD		
00019378		00019378		23707+	USING	*,R5	base for test data and test routine	
00019378	000193C0			23708+T496	DC	A(X496)	address of test routine	
0001937C	01F0			23709+	DC	H'496'	test number	
0001937E	00			23710+	DC	X'00'		
0001937F	F2			23711+	DC	HL1'242'	i5	
00019380	E5C5E5C1 D3404040			23712+	DC	CL8'VEVAL'	instruction name	
00019388	00019410			23713+	DC	A(RE496+16)	address of v2 source	
0001938C	00019420			23714+	DC	A(RE496+32)	address of v3 source	
00019390	00019430			23715+	DC	A(RE496+48)	address of v4 source	
00019394	00000010			23716+	DC	A(16)	result length	
00019398	00019400			23717+REA496	DC	A(RE496)	result address	
000193A0	00000000 00000000			23718+	DS	FD	gap	
000193A8	00000000 00000000			23719+V10496	DS	XL16	V1 output	
000193B0	00000000 00000000							
000193B8	00000000 00000000			23720+	DS	FD	gap	
				23721+*				
000193C0				23722+X496	DS	0F		
000193C0	B982 0011			23723+	XGR	R1,R1		
000193C4	4110 8E94		00001094	23724+	LA	R1,V1FUDGE	load v1 fudge	
000193C8	E711 0000 0006		00000000	23725+	VL	v1,0(R1)	use v21 to test decoder	
000193CE	E310 5010 0014		00000010	23726+	LGF	R1,V2ADDR	load v2 source	
000193D4	E721 0000 0006		00000000	23727+	VL	v2,0(R1)	use v22 to test decoder	
000193DA	E310 5014 0014		00000014	23728+	LGF	R1,V3ADDR	load v3 source	
000193E0	E731 0000 0006		00000000	23729+	VL	v3,0(R1)	use v23 to test decoder	
000193E6	E310 5018 0014		00000018	23730+	LGF	R1,V4ADDR	load v4 source	
000193EC	E741 0000 0006		00000000	23731+	VL	v4,0(R1)	use v24 to test decoder	
000193F2				23734+	DS	0H	E788 VEVAL	
000193F2	E7			23735+	DC	X'E7'	- Vector Evaluate	
000193F3	12			23736+	DC	X'12'	v1, v2	
000193F4	30			23737+	DC	X'30'	v3, reserved	
000193F5	F2			23738+	DC	HL1'242'	i5	
000193F6	40			23739+	DC	x'40'	v4, RXB	
000193F7	88			23740+	DC	X'88'		
000193F8	E710 5030 000E		000193A8	23742+	VST	V1,V10496	save v1 output	
000193FE	07FB			23743+	BR	R11	return	
00019400				23744+RE496	DC	0F	xl16 expected result	
00019400				23745+	DROP	R5		
00019400	DDDDDDDD BBBBBBBB			23746	DC	XL16'DDDDDDDD BBBBBBBB DDDDDDDD EEEEEEEE'	result	
00019408	DDDDDDDD EEEEEEEE							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00019410	33333333	55555555		23747	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00019418	66666666	99999999							
00019420	77777777	BBBBBBBB		23748	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00019428	DDDDDDDD	EEEEEEEE							
00019430	AAAAAAAA	CCCCCCCC		23749	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00019438	33333333	55555555							
				23750					
				23751	*	i5 = 243	/* 11110 011 */		
00019440				23752	VRI_K	VEVAL, 243			
00019440			00019440	23753+	DS	0FD			
00019440				23754+	USING	*, R5	base for test data and test routine		
00019440	00019488			23755+T497	DC	A(X497)	address of test routine		
00019444	01F1			23756+	DC	H'497'	test number		
00019446	00			23757+	DC	X'00'			
00019447	F3			23758+	DC	HL1'243'	i5		
00019448	E5C5E5C1	D3404040		23759+	DC	CL8'VEVAL'	instruction name		
00019450	000194D8			23760+	DC	A(RE497+16)	address of v2 source		
00019454	000194E8			23761+	DC	A(RE497+32)	address of v3 source		
00019458	000194F8			23762+	DC	A(RE497+48)	address of v4 source		
0001945C	00000010			23763+	DC	A(16)	result length		
00019460	000194C8			23764+REA497	DC	A(RE497)	result address		
00019468	00000000	00000000		23765+	DS	FD	gap		
00019470	00000000	00000000		23766+V10497	DS	XL16	V1 output		
00019478	00000000	00000000							
00019480	00000000	00000000		23767+	DS	FD	gap		
				23768+*					
00019488				23769+X497	DS	0F			
00019488	B982 0011			23770+	XGR	R1, R1			
0001948C	4110 8E94		00001094	23771+	LA	R1, V1FUDGE	load v1 fudge		
00019490	E711 0000 0006		00000000	23772+	VL	v1, 0(R1)	use v21 to test decoder		
00019496	E310 5010 0014		00000010	23773+	LGF	R1, V2ADDR	load v2 source		
0001949C	E721 0000 0006		00000000	23774+	VL	v2, 0(R1)	use v22 to test decoder		
000194A2	E310 5014 0014		00000014	23775+	LGF	R1, V3ADDR	load v3 source		
000194A8	E731 0000 0006		00000000	23776+	VL	v3, 0(R1)	use v23 to test decoder		
000194AE	E310 5018 0014		00000018	23777+	LGF	R1, V4ADDR	load v4 source		
000194B4	E741 0000 0006		00000000	23778+	VL	v4, 0(R1)	use v24 to test decoder		
000194BA				23781+	DS	0H	E788 VEVAL		
000194BA	E7			23782+	DC	X'E7'	- Vector Evaluate		
000194BB	12			23783+	DC	X'12'	v1, v2		
000194BC	30			23784+	DC	X'30'	v3, reserved		
000194BD	F3			23785+	DC	HL1'243'	i5		
000194BE	40			23786+	DC	x'40'	v4, RXB		
000194BF	88			23787+	DC	X'88'			
000194C0	E710 5030 000E		00019470	23789+	VST	V1, V10497	save v1 output		
000194C6	07FB			23790+	BR	R11	return		
000194C8				23791+RE497	DC	0F	xl16 expected result		
000194C8				23792+	DROP	R5			
000194C8	DDDDDDDD	AAAAAAAA		23793	DC	XL16'	DDDDDDDD AAAAAAAAA 66666666 DDDDDDDD'	result	
000194D0	66666666	DDDDDDDD							
000194D8	33333333	55555555		23794	DC	XL16'	33333333 55555555 99999999 AAAAAAAAA'	v2	
000194E0	99999999	AAAAAAAA							
000194E8	11111111	22222222		23795	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
000194F0	44444444	88888888							
000194F8	FFFFFFFF	EEEEEEEE		23796	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00019500	DDDDDDDD BBBB BBBB			23797					
				23798	VRI_K	VEVAL, 243			
00019508				23799+	DS	0FD			
00019508		00019508		23800+	USING	*, R5		base for test data and test routine	
00019508	00019550			23801+T498	DC	A(X498)		address of test routine	
0001950C	01F2			23802+	DC	H'498'		test number	
0001950E	00			23803+	DC	X'00'			
0001950F	F3			23804+	DC	HL1'243'		i5	
00019510	E5C5E5C1 D3404040			23805+	DC	CL8'VEVAL'		instruction name	
00019518	000195A0			23806+	DC	A(RE498+16)		address of v2 source	
0001951C	000195B0			23807+	DC	A(RE498+32)		address of v3 source	
00019520	000195C0			23808+	DC	A(RE498+48)		address of v4 source	
00019524	00000010			23809+	DC	A(16)		result length	
00019528	00019590			23810+REA498	DC	A(RE498)		result address	
00019530	00000000 00000000			23811+	DS	FD		gap	
00019538	00000000 00000000			23812+V10498	DS	XL16		V1 output	
00019540	00000000 00000000								
00019548	00000000 00000000			23813+	DS	FD		gap	
				23814+*					
00019550				23815+X498	DS	0F			
00019550	B982 0011			23816+	XGR	R1, R1			
00019554	4110 8E94		00001094	23817+	LA	R1, V1FUDGE		load v1 fudge	
00019558	E711 0000 0006		00000000	23818+	VL	v1, 0(R1)		use v21 to test decoder	
0001955E	E310 5010 0014		00000010	23819+	LGF	R1, V2ADDR		load v2 source	
00019564	E721 0000 0006		00000000	23820+	VL	v2, 0(R1)		use v22 to test decoder	
0001956A	E310 5014 0014		00000014	23821+	LGF	R1, V3ADDR		load v3 source	
00019570	E731 0000 0006		00000000	23822+	VL	v3, 0(R1)		use v23 to test decoder	
00019576	E310 5018 0014		00000018	23823+	LGF	R1, V4ADDR		load v4 source	
0001957C	E741 0000 0006		00000000	23824+	VL	v4, 0(R1)		use v24 to test decoder	
00019582				23827+	DS	0H		E788 VEVAL	
00019582	E7			23828+	DC	X'E7'		- Vector Evaluate	
00019583	12			23829+	DC	X'12'		v1, v2	
00019584	30			23830+	DC	X'30'		v3, reserved	
00019585	F3			23831+	DC	HL1'243'		i5	
00019586	40			23832+	DC	x'40'		v4, RXB	
00019587	88			23833+	DC	X'88'			
00019588	E710 5030 000E		00019538	23835+	VST	V1, V10498		save v1 output	
0001958E	07FB			23836+	BR	R11		return	
00019590				23837+RE498	DC	0F		xl16 expected result	
00019590				23838+	DROP	R5			
00019590	FFFFFFFF BBBB BBBB			23839	DC	XL16'FFFFFFFF BBBB BBBB DDDDDDDD EEEEEEEE'		result	
00019598	DDDDDDDD EEEEEEEE								
000195A0	33333333 55555555			23840	DC	XL16'33333333 55555555 66666666 99999999'		v2	
000195A8	66666666 99999999								
000195B0	77777777 BBBB BBBB			23841	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'		v3	
000195B8	DDDDDDDD EEEEEEEE								
000195C0	AAAAAAAA CCCCCCCC			23842	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'		v4	
000195C8	33333333 55555555								
				23843					
				23844 * i5 = 244:	/*	11110 100 +++ */			
				23845	VRI_K	VEVAL, 244			
000195D0				23846+	DS	0FD			
000195D0		000195D0		23847+	USING	*, R5		base for test data and test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000195D0	00019618			23848+T499	DC	A(X499)	address of test routine
000195D4	01F3			23849+	DC	H'499'	test number
000195D6	00			23850+	DC	X'00'	
000195D7	F4			23851+	DC	HL1'244'	i5
000195D8	E5C5E5C1 D3404040			23852+	DC	CL8'VEVAL'	instruction name
000195E0	00019668			23853+	DC	A(RE499+16)	address of v2 source
000195E4	00019678			23854+	DC	A(RE499+32)	address of v3 source
000195E8	00019688			23855+	DC	A(RE499+48)	address of v4 source
000195EC	00000010			23856+	DC	A(16)	result length
000195F0	00019658			23857+REA499	DC	A(RE499)	result address
000195F8	00000000 00000000			23858+	DS	FD	gap
00019600	00000000 00000000			23859+V10499	DS	XL16	V1 output
00019608	00000000 00000000						
00019610	00000000 00000000			23860+	DS	FD	gap
				23861+*			
00019618				23862+X499	DS	0F	
00019618	B982 0011			23863+	XGR	R1, R1	
0001961C	4110 8E94		00001094	23864+	LA	R1, V1FUDGE	load v1 fudge
00019620	E711 0000 0006		00000000	23865+	VL	v1, 0(R1)	use v21 to test decoder
00019626	E310 5010 0014		00000010	23866+	LGF	R1, V2ADDR	load v2 source
0001962C	E721 0000 0006		00000000	23867+	VL	v2, 0(R1)	use v22 to test decoder
00019632	E310 5014 0014		00000014	23868+	LGF	R1, V3ADDR	load v3 source
00019638	E731 0000 0006		00000000	23869+	VL	v3, 0(R1)	use v23 to test decoder
0001963E	E310 5018 0014		00000018	23870+	LGF	R1, V4ADDR	load v4 source
00019644	E741 0000 0006		00000000	23871+	VL	v4, 0(R1)	use v24 to test decoder
0001964A				23874+	DS	0H	E788 VEVAL
0001964A	E7			23875+	DC	X'E7'	- Vector Evaluate
0001964B	12			23876+	DC	X'12'	v1, v2
0001964C	30			23877+	DC	X'30'	v3, reserved
0001964D	F4			23878+	DC	HL1'244'	i5
0001964E	40			23879+	DC	x'40'	v4, RXB
0001964F	88			23880+	DC	X'88'	
00019650	E710 5030 000E		00019600	23882+	VST	V1, V10499	save v1 output
00019656	07FB			23883+	BR	R11	return
00019658				23884+RE499	DC	0F	xl16 expected result
00019658				23885+	DR0P	R5	
00019658	EEEEEEEE EEEEEEEE			23886	DC	XL16'EEEEEEEE EEEEEEEE FFFFFFFF 77777777'	result
00019660	FFFFFFFF 77777777						
00019668	33333333 55555555			23887	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2
00019670	99999999 AAAAAAAA						
00019678	11111111 22222222			23888	DC	XL16'11111111 22222222 44444444 88888888'	v3
00019680	44444444 88888888						
00019688	FFFFFFFF EEEEEEEE			23889	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4
00019690	DDDDDDDD BBBB BBBB						
				23890			
00019698				23891	VRI_K	VEVAL, 244	
00019698		00019698		23892+	DS	0FD	
00019698	000196E0			23893+	USING	*, R5	base for test data and test routine
0001969C	01F4			23894+T500	DC	A(X500)	address of test routine
0001969E	00			23895+	DC	H'500'	test number
0001969F	F4			23896+	DC	X'00'	
000196A0	E5C5E5C1 D3404040			23897+	DC	HL1'244'	i5
000196A8	00019730			23898+	DC	CL8'VEVAL'	instruction name
				23899+	DC	A(RE500+16)	address of v2 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000196AC	00019740			23900+	DC	A(RE500+32)	address of v3 source	
000196B0	00019750			23901+	DC	A(RE500+48)	address of v4 source	
000196B4	00000010			23902+	DC	A(16)	result length	
000196B8	00019720			23903+REA500	DC	A(RE500)	result address	
000196C0	00000000 00000000			23904+	DS	FD	gap	
000196C8	00000000 00000000			23905+V10500	DS	XL16	V1 output	
000196D0	00000000 00000000							
000196D8	00000000 00000000			23906+	DS	FD	gap	
				23907+*				
000196E0				23908+X500	DS	0F		
000196E0	B982 0011			23909+	XGR	R1,R1		
000196E4	4110 8E94		00001094	23910+	LA	R1,V1FUDGE	load v1 fudge	
000196E8	E711 0000 0006		00000000	23911+	VL	v1,0(R1)	use v21 to test decoder	
000196EE	E310 5010 0014		00000010	23912+	LGF	R1,V2ADDR	load v2 source	
000196F4	E721 0000 0006		00000000	23913+	VL	v2,0(R1)	use v22 to test decoder	
000196FA	E310 5014 0014		00000014	23914+	LGF	R1,V3ADDR	load v3 source	
00019700	E731 0000 0006		00000000	23915+	VL	v3,0(R1)	use v23 to test decoder	
00019706	E310 5018 0014		00000018	23916+	LGF	R1,V4ADDR	load v4 source	
0001970C	E741 0000 0006		00000000	23917+	VL	v4,0(R1)	use v24 to test decoder	
00019712				23920+	DS	0H	E788 VEVAL	
00019712	E7			23921+	DC	X'E7'	- Vector Evaluate	
00019713	12			23922+	DC	X'12'	v1, v2	
00019714	30			23923+	DC	X'30'	v3, reserved	
00019715	F4			23924+	DC	HL1'244'	i5	
00019716	40			23925+	DC	x'40'	v4, RXB	
00019717	88			23926+	DC	X'88'		
00019718	E710 5030 000E		000196C8	23928+	VST	V1,V10500	save v1 output	
0001971E	07FB			23929+	BR	R11	return	
00019720				23930+RE500	DC	0F	xl16 expected result	
00019720				23931+	DR0P	R5		
00019720	CCCCCCCC EEEEEEEE			23932	DC	XL16'CCCCCCCC EEEEEEEE BBBBBBBB 77777777'	result	
00019728	BBBBBBBB 77777777							
00019730	33333333 55555555			23933	DC	XL16'33333333 55555555 66666666 99999999'	v2	
00019738	66666666 99999999							
00019740	77777777 BBBBBBBB			23934	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00019748	DDDDDDDD EEEEEEEE							
00019750	AAAAAAAA CCCCCCCC			23935	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00019758	33333333 55555555							
				23936				
				23937 * i5 = 245		/* 11110 101 */		
				23938	VRI_K	VEVAL,245		
00019760				23939+	DS	0FD		
00019760		00019760		23940+	USING	*,R5	base for test data and test routine	
00019760	000197A8			23941+T501	DC	A(X501)	address of test routine	
00019764	01F5			23942+	DC	H'501'	test number	
00019766	00			23943+	DC	X'00'		
00019767	F5			23944+	DC	HL1'245'	i5	
00019768	E5C5E5C1 D3404040			23945+	DC	CL8'VEVAL'	instruction name	
00019770	000197F8			23946+	DC	A(RE501+16)	address of v2 source	
00019774	00019808			23947+	DC	A(RE501+32)	address of v3 source	
00019778	00019818			23948+	DC	A(RE501+48)	address of v4 source	
0001977C	00000010			23949+	DC	A(16)	result length	
00019780	000197E8			23950+REA501	DC	A(RE501)	result address	
00019788	00000000 00000000			23951+	DS	FD	gap	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00019790	00000000 00000000			23952+V10501	DS	XL16		V1 output	
00019798	00000000 00000000								
000197A0	00000000 00000000			23953+ 23954+*	DS	FD		gap	
000197A8				23955+X501	DS	0F			
000197A8	B982 0011			23956+	XGR	R1, R1			
000197AC	4110 8E94		00001094	23957+	LA	R1, V1FUDGE		load v1 fudge	
000197B0	E711 0000 0006		00000000	23958+	VL	v1, 0(R1)		use v21 to test decoder	
000197B6	E310 5010 0014		00000010	23959+	LGF	R1, V2ADDR		load v2 source	
000197BC	E721 0000 0006		00000000	23960+	VL	v2, 0(R1)		use v22 to test decoder	
000197C2	E310 5014 0014		00000014	23961+	LGF	R1, V3ADDR		load v3 source	
000197C8	E731 0000 0006		00000000	23962+	VL	v3, 0(R1)		use v23 to test decoder	
000197CE	E310 5018 0014		00000018	23963+	LGF	R1, V4ADDR		load v4 source	
000197D4	E741 0000 0006		00000000	23964+	VL	v4, 0(R1)		use v24 to test decoder	
000197DA				23967+	DS	0H		E788 VEVAL	
000197DA	E7			23968+	DC	X'E7'		- Vector Evaluate	
000197DB	12			23969+	DC	X'12'		v1, v2	
000197DC	30			23970+	DC	X'30'		v3, reserved	
000197DD	F5			23971+	DC	HL1'245'		i5	
000197DE	40			23972+	DC	x'40'		v4, RXB	
000197DF	88			23973+	DC	X'88'			
000197E0	E710 5030 000E		00019790	23975+	VST	V1, V10501		save v1 output	
000197E6	07FB			23976+	BR	R11		return	
000197E8				23977+RE501	DC	0F		xl16 expected result	
000197E8				23978+	DROP	R5			
000197E8	FFFFFFFF EEEEEEEE			23979	DC	XL16'FFFFFFFF EEEEEEEE FFFFFFFF FFFFFFFF'		result	
000197F0	FFFFFFFF FFFFFFFF								
000197F8	33333333 55555555			23980	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00019800	99999999 AAAAAAAA								
00019808	11111111 22222222			23981	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00019810	44444444 88888888								
00019818	FFFFFFFF EEEEEEEE			23982	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
00019820	DDDDDDDD BBBB BBBB								
00019828				23983					
00019828				23984	VRI_K	VEVAL, 245			
00019828		00019828		23985+	DS	0FD			
00019828	00019870			23986+	USING	*, R5		base for test data and test routine	
0001982C	01F6			23987+T502	DC	A(X502)		address of test routine	
0001982E	00			23988+	DC	H'502'		test number	
0001982F	F5			23989+	DC	X'00'			
00019830	E5C5E5C1 D3404040			23990+	DC	HL1'245'		i5	
00019838	000198C0			23991+	DC	CL8'VEVAL'		instruction name	
0001983C	000198D0			23992+	DC	A(RE502+16)		address of v2 source	
00019840	000198E0			23993+	DC	A(RE502+32)		address of v3 source	
00019844	00000010			23994+	DC	A(RE502+48)		address of v4 source	
00019848	000198B0			23995+	DC	A(16)		result length	
00019850	00000000 00000000			23996+REA502	DC	A(RE502)		result address	
00019858	00000000 00000000			23997+	DS	FD		gap	
00019860	00000000 00000000			23998+V10502	DS	XL16		V1 output	
00019868	00000000 00000000								
00019870				23999+	DS	FD		gap	
00019870				24000+*					
00019870	B982 0011			24001+X502	DS	0F			
00019870				24002+	XGR	R1, R1			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00019874	4110 8E94		00001094	24003+	LA	R1,V1FUDGE	load v1 fudge
00019878	E711 0000 0006		00000000	24004+	VL	v1,0(R1)	use v21 to test decoder
0001987E	E310 5010 0014		00000010	24005+	LGF	R1,V2ADDR	load v2 source
00019884	E721 0000 0006		00000000	24006+	VL	v2,0(R1)	use v22 to test decoder
0001988A	E310 5014 0014		00000014	24007+	LGF	R1,V3ADDR	load v3 source
00019890	E731 0000 0006		00000000	24008+	VL	v3,0(R1)	use v23 to test decoder
00019896	E310 5018 0014		00000018	24009+	LGF	R1,V4ADDR	load v4 source
0001989C	E741 0000 0006		00000000	24010+	VL	v4,0(R1)	use v24 to test decoder
000198A2				24013+	DS	0H	E788 VEVAL
000198A2	E7			24014+	DC	X'E7'	- Vector Evaluate
000198A3	12			24015+	DC	X'12'	v1, v2
000198A4	30			24016+	DC	X'30'	v3, reserved
000198A5	F5			24017+	DC	HL1'245'	i5
000198A6	40			24018+	DC	x'40'	v4, RXB
000198A7	88			24019+	DC	X'88'	
000198A8	E710 5030 000E		00019858	24021+	VST	V1,V10502	save v1 output
000198AE	07FB			24022+	BR	R11	return
000198B0				24023+RE502	DC	0F	xl16 expected result
000198B0				24024+	DROP	R5	
000198B0	EEEEEEEE EEEEEEEE			24025	DC	XL16'EEEEEEEE EEEEEEEE BBBBBBBB 77777777'	result
000198B8	BBBBBBBB 77777777						
000198C0	33333333 55555555			24026	DC	XL16'33333333 55555555 66666666 99999999'	v2
000198C8	66666666 99999999						
000198D0	77777777 BBBBBBBB			24027	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3
000198D8	DDDDDDDD EEEEEEEE						
000198E0	AAAAAAAA CCCCCCCC			24028	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
000198E8	33333333 55555555						
000198F0				24029			
000198F0				24030 * Row 31			
000198F0				24031 * i5 = 250:		/* 11111 010 */	
000198F0				24032	VRI_K	VEVAL,250	
000198F0		000198F0		24033+	DS	0FD	
000198F0	00019938			24034+	USING	*,R5	base for test data and test routine
000198F4	01F7			24035+T503	DC	A(X503)	address of test routine
000198F6	00			24036+	DC	H'503'	test number
000198F7	FA			24037+	DC	X'00'	
000198F8	E5C5E5C1 D3404040			24038+	DC	HL1'250'	i5
00019900	00019988			24039+	DC	CL8'VEVAL'	instruction name
00019904	00019998			24040+	DC	A(RE503+16)	address of v2 source
00019908	000199A8			24041+	DC	A(RE503+32)	address of v3 source
0001990C	00000010			24042+	DC	A(RE503+48)	address of v4 source
00019910	00019978			24043+	DC	A(16)	result length
00019918	00000000 00000000			24044+REA503	DC	A(RE503)	result address
00019920	00000000 00000000			24045+	DS	FD	gap
00019928	00000000 00000000			24046+V10503	DS	XL16	V1 output
00019930	00000000 00000000			24047+	DS	FD	gap
00019938				24048+*			
00019938	B982 0011			24049+X503	DS	0F	
0001993C	4110 8E94		00001094	24050+	XGR	R1,R1	
00019940	E711 0000 0006		00000000	24051+	LA	R1,V1FUDGE	load v1 fudge
00019946	E310 5010 0014		00000010	24052+	VL	v1,0(R1)	use v21 to test decoder
0001994C	E721 0000 0006		00000000	24053+	LGF	R1,V2ADDR	load v2 source
				24054+	VL	v2,0(R1)	use v22 to test decoder

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00019952	E310 5014 0014		00000014	24055+	LGF	R1,V3ADDR	load v3 source	
00019958	E731 0000 0006		00000000	24056+	VL	v3,0(R1)	use v23 to test decoder	
0001995E	E310 5018 0014		00000018	24057+	LGF	R1,V4ADDR	load v4 source	
00019964	E741 0000 0006		00000000	24058+	VL	v4,0(R1)	use v24 to test decoder	
0001996A				24061+	DS	0H	E788 VEVAL	
0001996A	E7			24062+	DC	X'E7'	- Vector Evaluate	
0001996B	12			24063+	DC	X'12'	v1, v2	
0001996C	30			24064+	DC	X'30'	v3, reserved	
0001996D	FA			24065+	DC	HL1'250'	i5	
0001996E	40			24066+	DC	x'40'	v4, RXB	
0001996F	88			24067+	DC	X'88'		
00019970	E710 5030 000E		00019920	24069+	VST	V1,V10503	save v1 output	
00019976	07FB			24070+	BR	R11	return	
00019978				24071+RE503	DC	0F	xl16 expected result	
00019978				24072+	DR0P	R5		
00019978	CCCCCCCC BBBB BBBB			24073	DC	XL16'CCCCCCCC BBBB BBBB 66666666 55555555'	result	
00019980	66666666 55555555							
00019988	33333333 55555555			24074	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00019990	99999999 AAAAAAAA							
00019998	11111111 22222222			24075	DC	XL16'11111111 22222222 44444444 88888888'	v3	
000199A0	44444444 88888888							
000199A8	FFFFFFFF EEEEEEEE			24076	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
000199B0	DDDDDDDD BBBB BBBB							
				24077				
				24078	VRI_K	VEVAL, 250		
000199B8				24079+	DS	0FD		
000199B8		000199B8		24080+	USING	*,R5	base for test data and test routine	
000199B8	00019A00			24081+T504	DC	A(X504)	address of test routine	
000199BC	01F8			24082+	DC	H'504'	test number	
000199BE	00			24083+	DC	X'00'		
000199BF	FA			24084+	DC	HL1'250'	i5	
000199C0	E5C5E5C1 D3404040			24085+	DC	CL8'VEVAL'	instruction name	
000199C8	00019A50			24086+	DC	A(RE504+16)	address of v2 source	
000199CC	00019A60			24087+	DC	A(RE504+32)	address of v3 source	
000199D0	00019A70			24088+	DC	A(RE504+48)	address of v4 source	
000199D4	00000010			24089+	DC	A(16)	result length	
000199D8	00019A40			24090+REA504	DC	A(RE504)	result address	
000199E0	00000000 00000000			24091+	DS	FD	gap	
000199E8	00000000 00000000			24092+V10504	DS	XL16	V1 output	
000199F0	00000000 00000000							
000199F8	00000000 00000000			24093+	DS	FD	gap	
				24094+*				
00019A00				24095+X504	DS	0F		
00019A00	B982 0011			24096+	XGR	R1,R1		
00019A04	4110 8E94		00001094	24097+	LA	R1,V1FUDGE	load v1 fudge	
00019A08	E711 0000 0006		00000000	24098+	VL	v1,0(R1)	use v21 to test decoder	
00019A0E	E310 5010 0014		00000010	24099+	LGF	R1,V2ADDR	load v2 source	
00019A14	E721 0000 0006		00000000	24100+	VL	v2,0(R1)	use v22 to test decoder	
00019A1A	E310 5014 0014		00000014	24101+	LGF	R1,V3ADDR	load v3 source	
00019A20	E731 0000 0006		00000000	24102+	VL	v3,0(R1)	use v23 to test decoder	
00019A26	E310 5018 0014		00000018	24103+	LGF	R1,V4ADDR	load v4 source	
00019A2C	E741 0000 0006		00000000	24104+	VL	v4,0(R1)	use v24 to test decoder	
00019A32				24107+	DS	0H	E788 VEVAL	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00019A32	E7			24108+	DC	X'E7'	- Vector Evaluate
00019A33	12			24109+	DC	X'12'	v1, v2
00019A34	30			24110+	DC	X'30'	v3, reserved
00019A35	FA			24111+	DC	HL1'250'	i5
00019A36	40			24112+	DC	x'40'	v4, RXB
00019A37	88			24113+	DC	X'88'	
00019A38	E710 5030 000E		000199E8	24115+	VST	V1,V10504	save v1 output
00019A3E	07FB			24116+	BR	R11	return
00019A40				24117+RE504	DC	0F	xl16 expected result
00019A40				24118+	DR0P	R5	
00019A40	DDDDDDDD BBBB BBBB			24119	DC	XL16'DDDDDDDD BBBB BBBB DDDDDDDD EEEEEEEE'	result
00019A48	DDDDDDDD EEEEEEEE						
00019A50	33333333 55555555			24120	DC	XL16'33333333 55555555 66666666 99999999'	v2
00019A58	66666666 99999999						
00019A60	77777777 BBBB BBBB			24121	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3
00019A68	DDDDDDDD EEEEEEEE						
00019A70	AAAAAAAA CCCCCCCC			24122	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4
00019A78	33333333 55555555						
				24123			
				24124			
				24125 * i5 = 251		/* 11111 011 +++ */	
				24126	VRI_K	VEVAL, 251	
00019A80				24127+	DS	0FD	
00019A80		00019A80		24128+	USING	*, R5	base for test data and test routine
00019A80	00019AC8			24129+T505	DC	A(X505)	address of test routine
00019A84	01F9			24130+	DC	H'505'	test number
00019A86	00			24131+	DC	X'00'	
00019A87	FB			24132+	DC	HL1'251'	i5
00019A88	E5C5E5C1 D3404040			24133+	DC	CL8'VEVAL'	instruction name
00019A90	00019B18			24134+	DC	A(RE505+16)	address of v2 source
00019A94	00019B28			24135+	DC	A(RE505+32)	address of v3 source
00019A98	00019B38			24136+	DC	A(RE505+48)	address of v4 source
00019A9C	00000010			24137+	DC	A(16)	result length
00019AA0	00019B08			24138+REA505	DC	A(RE505)	result address
00019AA8	00000000 00000000			24139+	DS	FD	gap
00019AB0	00000000 00000000			24140+V10505	DS	XL16	V1 output
00019AB8	00000000 00000000						
00019AC0	00000000 00000000			24141+	DS	FD	gap
				24142+*			
00019AC8				24143+X505	DS	0F	
00019AC8	B982 0011			24144+	XGR	R1, R1	
00019ACC	4110 8E94		00001094	24145+	LA	R1, V1FUDGE	load v1 fudge
00019AD0	E711 0000 0006		00000000	24146+	VL	v1, 0(R1)	use v21 to test decoder
00019AD6	E310 5010 0014		00000010	24147+	LGF	R1, V2ADDR	load v2 source
00019ADC	E721 0000 0006		00000000	24148+	VL	v2, 0(R1)	use v22 to test decoder
00019AE2	E310 5014 0014		00000014	24149+	LGF	R1, V3ADDR	load v3 source
00019AE8	E731 0000 0006		00000000	24150+	VL	v3, 0(R1)	use v23 to test decoder
00019AEE	E310 5018 0014		00000018	24151+	LGF	R1, V4ADDR	load v4 source
00019AF4	E741 0000 0006		00000000	24152+	VL	v4, 0(R1)	use v24 to test decoder
00019AFA				24155+	DS	0H	E788 VEVAL
00019AFA	E7			24156+	DC	X'E7'	- Vector Evaluate
00019AFB	12			24157+	DC	X'12'	v1, v2
00019AFC	30			24158+	DC	X'30'	v3, reserved
00019AFD	FB			24159+	DC	HL1'251'	i5

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00019AFE	40			24160+	DC	x'40'	v4, RXB	
00019AFF	88			24161+	DC	X'88'		
00019B00	E710 5030 000E		00019AB0	24163+	VST	V1,V10505	save v1 output	
00019B06	07FB			24164+	BR	R11	return	
00019B08				24165+RE505	DC	0F	xl16 expected result	
00019B08				24166+	DROP	R5		
00019B08	DDDDDDDD BBBB BBBB			24167	DC	XL16'DDDDDDDDD BBBB BBBB 66666666 DDDDDDDDD'	result	
00019B10	66666666 DDDDDDDDD							
00019B18	33333333 55555555			24168	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00019B20	99999999 AAAAAAAA							
00019B28	11111111 22222222			24169	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00019B30	44444444 88888888							
00019B38	FFFFFFFF EEEEEEEE			24170	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDDD BBBB BBBB'	v4	
00019B40	DDDDDDDD BBBB BBBB							
				24171				
				24172	VRI_K	VEVAL, 251		
00019B48				24173+	DS	0FD		
00019B48		00019B48		24174+	USING	*,R5	base for test data and test routine	
00019B48	00019B90			24175+T506	DC	A(X506)	address of test routine	
00019B4C	01FA			24176+	DC	H'506'	test number	
00019B4E	00			24177+	DC	X'00'		
00019B4F	FB			24178+	DC	HL1'251'	i5	
00019B50	E5C5E5C1 D3404040			24179+	DC	CL8'VEVAL'	instruction name	
00019B58	00019BE0			24180+	DC	A(RE506+16)	address of v2 source	
00019B5C	00019BF0			24181+	DC	A(RE506+32)	address of v3 source	
00019B60	00019C00			24182+	DC	A(RE506+48)	address of v4 source	
00019B64	00000010			24183+	DC	A(16)	result length	
00019B68	00019BD0			24184+REA506	DC	A(RE506)	result address	
00019B70	00000000 00000000			24185+	DS	FD	gap	
00019B78	00000000 00000000			24186+V10506	DS	XL16	V1 output	
00019B80	00000000 00000000							
00019B88	00000000 00000000			24187+	DS	FD	gap	
				24188+*				
00019B90				24189+X506	DS	0F		
00019B90	B982 0011			24190+	XGR	R1,R1		
00019B94	4110 8E94		00001094	24191+	LA	R1,V1FUDGE	load v1 fudge	
00019B98	E711 0000 0006		00000000	24192+	VL	v1,0(R1)	use v21 to test decoder	
00019B9E	E310 5010 0014		00000010	24193+	LGF	R1,V2ADDR	load v2 source	
00019BA4	E721 0000 0006		00000000	24194+	VL	v2,0(R1)	use v22 to test decoder	
00019BAA	E310 5014 0014		00000014	24195+	LGF	R1,V3ADDR	load v3 source	
00019BB0	E731 0000 0006		00000000	24196+	VL	v3,0(R1)	use v23 to test decoder	
00019BB6	E310 5018 0014		00000018	24197+	LGF	R1,V4ADDR	load v4 source	
00019BBC	E741 0000 0006		00000000	24198+	VL	v4,0(R1)	use v24 to test decoder	
00019BC2				24201+	DS	0H	E788 VEVAL	
00019BC2	E7			24202+	DC	X'E7'	- Vector Evaluate	
00019BC3	12			24203+	DC	X'12'	v1, v2	
00019BC4	30			24204+	DC	X'30'	v3, reserved	
00019BC5	FB			24205+	DC	HL1'251'	i5	
00019BC6	40			24206+	DC	x'40'	v4, RXB	
00019BC7	88			24207+	DC	X'88'		
00019BC8	E710 5030 000E		00019B78	24209+	VST	V1,V10506	save v1 output	
00019BCE	07FB			24210+	BR	R11	return	
00019BD0				24211+RE506	DC	0F	xl16 expected result	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00019BD0				24212+	DROP	R5			
00019BD0	FFFFFFFF	BBBBBBBB		24213	DC	XL16'	FFFFFFFF	BBBBBBBB	DDDDDDDD EEEEEEEE' result
00019BD8	DDDDDDDD	EEEEEEEE							
00019BE0	33333333	55555555		24214	DC	XL16'	33333333	55555555	66666666 99999999' v2
00019BE8	66666666	99999999							
00019BF0	77777777	BBBBBBBB		24215	DC	XL16'	77777777	BBBBBBBB	DDDDDDDD EEEEEEEE' v3
00019BF8	DDDDDDDD	EEEEEEEE							
00019C00	AAAAAAAA	CCCCCCCC		24216	DC	XL16'	AAAAAAAA	CCCCCCCC	33333333 55555555' v4
00019C08	33333333	55555555							
				24217					
				24218	*	i5 =	252:	/* 11111 100 */	
				24219	VRI_K	VEVAL,	252		
00019C10				24220+	DS	0FD			
00019C10			00019C10	24221+	USING	*,R5			base for test data and test routine
00019C10	00019C58			24222+T507	DC	A(X507)			address of test routine
00019C14	01FB			24223+	DC	H'507'			test number
00019C16	00			24224+	DC	X'00'			
00019C17	FC			24225+	DC	HL1'252'			i5
00019C18	E5C5E5C1	D3404040		24226+	DC	CL8'VEVAL'			instruction name
00019C20	00019CA8			24227+	DC	A(RE507+16)			address of v2 source
00019C24	00019CB8			24228+	DC	A(RE507+32)			address of v3 source
00019C28	00019CC8			24229+	DC	A(RE507+48)			address of v4 source
00019C2C	00000010			24230+	DC	A(16)			result length
00019C30	00019C98			24231+REA507	DC	A(RE507)			result address
00019C38	00000000	00000000		24232+	DS	FD			gap
00019C40	00000000	00000000		24233+V10507	DS	XL16			V1 output
00019C48	00000000	00000000							
00019C50	00000000	00000000		24234+	DS	FD			gap
				24235+*					
00019C58				24236+X507	DS	0F			
00019C58	B982 0011			24237+	XGR	R1,R1			
00019C5C	4110 8E94		00001094	24238+	LA	R1,V1FUDGE			load v1 fudge
00019C60	E711 0000 0006		00000000	24239+	VL	v1,0(R1)			use v21 to test decoder
00019C66	E310 5010 0014		00000010	24240+	LGF	R1,V2ADDR			load v2 source
00019C6C	E721 0000 0006		00000000	24241+	VL	v2,0(R1)			use v22 to test decoder
00019C72	E310 5014 0014		00000014	24242+	LGF	R1,V3ADDR			load v3 source
00019C78	E731 0000 0006		00000000	24243+	VL	v3,0(R1)			use v23 to test decoder
00019C7E	E310 5018 0014		00000018	24244+	LGF	R1,V4ADDR			load v4 source
00019C84	E741 0000 0006		00000000	24245+	VL	v4,0(R1)			use v24 to test decoder
00019C8A				24248+	DS	0H			E788 VEVAL
00019C8A	E7			24249+	DC	X'E7'			- Vector Evaluate
00019C8B	12			24250+	DC	X'12'			v1, v2
00019C8C	30			24251+	DC	X'30'			v3, reserved
00019C8D	FC			24252+	DC	HL1'252'			i5
00019C8E	40			24253+	DC	x'40'			v4, RXB
00019C8F	88			24254+	DC	X'88'			
00019C90	E710 5030 000E		00019C40	24256+	VST	V1,V10507			save v1 output
00019C96	07FB			24257+	BR	R11			return
00019C98				24258+RE507	DC	0F			xl16 expected result
00019C98				24259+	DROP	R5			
00019C98	EEEEEEEE	FFFFFFFF		24260	DC	XL16'	EEEEEEEE	FFFFFFFF	FFFFFFFF 77777777' result
00019CA0	FFFFFFFF	77777777							
00019CA8	33333333	55555555		24261	DC	XL16'	33333333	55555555	99999999 AAAAAAAA' v2
00019CB0	99999999	AAAAAAA							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00019CB8	11111111	22222222		24262	DC	XL16'	11111111 22222222 44444444 88888888'	v3	
00019CC0	44444444	88888888							
00019CC8	FFFFFFFF	EEEEEEEE		24263	DC	XL16'	FFFFFFFF EEEEEEEE DDDDDDDD BBBBBBBB'	v4	
00019CD0	DDDDDDDD	BBBBBBBB							
				24264					
00019CD8				24265	VRI_K	VEVAL, 252			
00019CD8			00019CD8	24266+	DS	0FD			
00019CD8	00019D20			24267+	USING	*, R5	base for test data and test routine		
00019CDC	01FC			24268+T508	DC	A(X508)	address of test routine		
00019CDE	00			24269+	DC	H'508'	test number		
00019CDF	FC			24270+	DC	X'00'			
00019CE0	E5C5E5C1	D3404040		24271+	DC	HL1'252'	i5		
00019CE8	00019D70			24272+	DC	CL8'VEVAL'	instruction name		
00019CEC	00019D80			24273+	DC	A(RE508+16)	address of v2 source		
00019CF0	00019D90			24274+	DC	A(RE508+32)	address of v3 source		
00019CF4	00000010			24275+	DC	A(RE508+48)	address of v4 source		
00019CF8	00019D60			24276+	DC	A(16)	result length		
00019D00	00000000	00000000		24277+REA508	DC	A(RE508)	result address		
00019D08	00000000	00000000		24278+	DS	FD	gap		
00019D10	00000000	00000000		24279+V10508	DS	XL16	V1 output		
00019D18	00000000	00000000		24280+	DS	FD	gap		
				24281+*					
00019D20				24282+X508	DS	0F			
00019D20	B982 0011			24283+	XGR	R1, R1			
00019D24	4110 8E94		00001094	24284+	LA	R1, V1FUDGE	load v1 fudge		
00019D28	E711 0000 0006		00000000	24285+	VL	v1, 0(R1)	use v21 to test decoder		
00019D2E	E310 5010 0014		00000010	24286+	LGF	R1, V2ADDR	load v2 source		
00019D34	E721 0000 0006		00000000	24287+	VL	v2, 0(R1)	use v22 to test decoder		
00019D3A	E310 5014 0014		00000014	24288+	LGF	R1, V3ADDR	load v3 source		
00019D40	E731 0000 0006		00000000	24289+	VL	v3, 0(R1)	use v23 to test decoder		
00019D46	E310 5018 0014		00000018	24290+	LGF	R1, V4ADDR	load v4 source		
00019D4C	E741 0000 0006		00000000	24291+	VL	v4, 0(R1)	use v24 to test decoder		
00019D52				24294+	DS	0H	E788 VEVAL		
00019D52	E7			24295+	DC	X'E7'	- Vector Evaluate		
00019D53	12			24296+	DC	X'12'	v1, v2		
00019D54	30			24297+	DC	X'30'	v3, reserved		
00019D55	FC			24298+	DC	HL1'252'	i5		
00019D56	40			24299+	DC	x'40'	v4, RXB		
00019D57	88			24300+	DC	X'88'			
00019D58	E710 5030 000E		00019D08	24302+	VST	V1, V10508	save v1 output		
00019D5E	07FB			24303+	BR	R11	return		
00019D60				24304+RE508	DC	0F	xl16 expected result		
00019D60				24305+	DROP	R5			
00019D60	CCCCCCCC	EEEEEEEE		24306	DC	XL16'	CCCCCCCC EEEEEEEE BBBBBBBB 77777777'	result	
00019D68	BBBBBBBB	77777777							
00019D70	33333333	55555555		24307	DC	XL16'	33333333 55555555 66666666 99999999'	v2	
00019D78	66666666	99999999							
00019D80	77777777	BBBBBBBB		24308	DC	XL16'	77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3	
00019D88	DDDDDDDD	EEEEEEEE							
00019D90	AAAAAAAA	CCCCCCCC		24309	DC	XL16'	AAAAAAAA CCCCCCCC 33333333 55555555'	v4	
00019D98	33333333	55555555							
				24310					
				24311					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				24312 * i5 = 253	/* 11111 101 +++ */				
				24313	VRI_K VEVAL, 253				
00019DA0				24314+	DS	0FD			
00019DA0		00019DA0		24315+	USING	*, R5		base for test data and test routine	
00019DA0	00019DE8			24316+T509	DC	A(X509)		address of test routine	
00019DA4	01FD			24317+	DC	H'509'		test number	
00019DA6	00			24318+	DC	X'00'			
00019DA7	FD			24319+	DC	HL1'253'		i5	
00019DA8	E5C5E5C1 D3404040			24320+	DC	CL8'VEVAL'		instruction name	
00019DB0	00019E38			24321+	DC	A(RE509+16)		address of v2 source	
00019DB4	00019E48			24322+	DC	A(RE509+32)		address of v3 source	
00019DB8	00019E58			24323+	DC	A(RE509+48)		address of v4 source	
00019DBC	00000010			24324+	DC	A(16)		result length	
00019DC0	00019E28			24325+REA509	DC	A(RE509)		result address	
00019DC8	00000000 00000000			24326+	DS	FD		gap	
00019DD0	00000000 00000000			24327+V10509	DS	XL16		V1 output	
00019DD8	00000000 00000000								
00019DE0	00000000 00000000			24328+	DS	FD		gap	
				24329+*					
00019DE8				24330+X509	DS	0F			
00019DE8	B982 0011			24331+	XGR	R1, R1			
00019DEC	4110 8E94		00001094	24332+	LA	R1, V1FUDGE		load v1 fudge	
00019DF0	E711 0000 0006		00000000	24333+	VL	v1, 0(R1)		use v21 to test decoder	
00019DF6	E310 5010 0014		00000010	24334+	LGF	R1, V2ADDR		load v2 source	
00019DFC	E721 0000 0006		00000000	24335+	VL	v2, 0(R1)		use v22 to test decoder	
00019E02	E310 5014 0014		00000014	24336+	LGF	R1, V3ADDR		load v3 source	
00019E08	E731 0000 0006		00000000	24337+	VL	v3, 0(R1)		use v23 to test decoder	
00019E0E	E310 5018 0014		00000018	24338+	LGF	R1, V4ADDR		load v4 source	
00019E14	E741 0000 0006		00000000	24339+	VL	v4, 0(R1)		use v24 to test decoder	
00019E1A				24342+	DS	0H		E788 VEVAL	
00019E1A	E7			24343+	DC	X'E7'		- Vector Evaluate	
00019E1B	12			24344+	DC	X'12'		v1, v2	
00019E1C	30			24345+	DC	X'30'		v3, reserved	
00019E1D	FD			24346+	DC	HL1'253'		i5	
00019E1E	40			24347+	DC	x'40'		v4, RXB	
00019E1F	88			24348+	DC	X'88'			
00019E20	E710 5030 000E		00019DD0	24350+	VST	V1, V10509		save v1 output	
00019E26	07FB			24351+	BR	R11		return	
00019E28				24352+RE509	DC	0F		xl16 expected result	
00019E28				24353+	DROP	R5			
00019E28	FFFFFFFF FFFFFFFF			24354	DC	XL16'FFFFFFFF FFFFFFFF FFFFFFFF FFFFFFFF'		result	
00019E30	FFFFFFFF FFFFFFFF								
00019E38	33333333 55555555			24355	DC	XL16'33333333 55555555 99999999 AAAAAAAA'		v2	
00019E40	99999999 AAAAAAAA								
00019E48	11111111 22222222			24356	DC	XL16'11111111 22222222 44444444 88888888'		v3	
00019E50	44444444 88888888								
00019E58	FFFFFFFF EEEEEEEE			24357	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'		v4	
00019E60	DDDDDDDD BBBB BBBB								
				24358					
				24359	VRI_K VEVAL, 253				
00019E68				24360+	DS	0FD			
00019E68		00019E68		24361+	USING	*, R5		base for test data and test routine	
00019E68	00019EB0			24362+T510	DC	A(X510)		address of test routine	
00019E6C	01FE			24363+	DC	H'510'		test number	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00019E6E	00			24364+	DC	X'00'			
00019E6F	FD			24365+	DC	HL1'253'	i5		
00019E70	E5C5E5C1	D3404040		24366+	DC	CL8'VEVAL'	instruction name		
00019E78	00019F00			24367+	DC	A(RE510+16)	address of v2 source		
00019E7C	00019F10			24368+	DC	A(RE510+32)	address of v3 source		
00019E80	00019F20			24369+	DC	A(RE510+48)	address of v4 source		
00019E84	00000010			24370+	DC	A(16)	result length		
00019E88	00019EF0			24371+REA510	DC	A(RE510)	result address		
00019E90	00000000	00000000		24372+	DS	FD	gap		
00019E98	00000000	00000000		24373+V10510	DS	XL16	V1 output		
00019EA0	00000000	00000000							
00019EA8	00000000	00000000		24374+	DS	FD	gap		
				24375+*					
00019EB0				24376+X510	DS	0F			
00019EB0	B982 0011			24377+	XGR	R1,R1			
00019EB4	4110 8E94		00001094	24378+	LA	R1,V1FUDGE	load v1 fudge		
00019EB8	E711 0000 0006		00000000	24379+	VL	v1,0(R1)	use v21 to test decoder		
00019EBE	E310 5010 0014		00000010	24380+	LGF	R1,V2ADDR	load v2 source		
00019EC4	E721 0000 0006		00000000	24381+	VL	v2,0(R1)	use v22 to test decoder		
00019ECA	E310 5014 0014		00000014	24382+	LGF	R1,V3ADDR	load v3 source		
00019ED0	E731 0000 0006		00000000	24383+	VL	v3,0(R1)	use v23 to test decoder		
00019ED6	E310 5018 0014		00000018	24384+	LGF	R1,V4ADDR	load v4 source		
00019EDC	E741 0000 0006		00000000	24385+	VL	v4,0(R1)	use v24 to test decoder		
00019EE2				24388+	DS	0H	E788 VEVAL		
00019EE2	E7			24389+	DC	X'E7'	- Vector Evaluate		
00019EE3	12			24390+	DC	X'12'	v1, v2		
00019EE4	30			24391+	DC	X'30'	v3, reserved		
00019EE5	FD			24392+	DC	HL1'253'	i5		
00019EE6	40			24393+	DC	x'40'	v4, RXB		
00019EE7	88			24394+	DC	X'88'			
00019EE8	E710 5030 000E		00019E98	24396+	VST	V1,V10510	save v1 output		
00019EEE	07FB			24397+	BR	R11	return		
00019EF0				24398+RE510	DC	0F	xl16 expected result		
00019EF0				24399+	DROP	R5			
00019EF0	EEEEEEEE	EEEEEEEE		24400	DC	XL16'EEEEEEEE EEEEEEEE BBBBBBBB 77777777'	result		
00019EF8	BBBBBBBB	77777777							
00019F00	33333333	55555555		24401	DC	XL16'33333333 55555555 66666666 99999999'	v2		
00019F08	66666666	99999999							
00019F10	77777777	BBBBBBBB		24402	DC	XL16'77777777 BBBBBBBB DDDDDDDD EEEEEEEE'	v3		
00019F18	DDDDDDDD	EEEEEEEE							
00019F20	AAAAAAAA	CCCCCCCC		24403	DC	XL16'AAAAAAAA CCCCCCCC 33333333 55555555'	v4		
00019F28	33333333	55555555							
				24404					
				24405 * i5 = 255					
				24406	VRI_K	VEVAL, 255			
00019F30				24407+	DS	0FD			
00019F30		00019F30		24408+	USING	*,R5	base for test data and test routine		
00019F30	00019F78			24409+T511	DC	A(X511)	address of test routine		
00019F34	01FF			24410+	DC	H'511'	test number		
00019F36	00			24411+	DC	X'00'			
00019F37	FF			24412+	DC	HL1'255'	i5		
00019F38	E5C5E5C1	D3404040		24413+	DC	CL8'VEVAL'	instruction name		
00019F40	00019FC8			24414+	DC	A(RE511+16)	address of v2 source		
00019F44	00019FD8			24415+	DC	A(RE511+32)	address of v3 source		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00019F48	00019FE8			24416+	DC	A(RE511+48)	address of v4 source	
00019F4C	00000010			24417+	DC	A(16)	result length	
00019F50	00019FB8			24418+REA511	DC	A(RE511)	result address	
00019F58	00000000 00000000			24419+	DS	FD	gap	
00019F60	00000000 00000000			24420+V10511	DS	XL16	V1 output	
00019F68	00000000 00000000							
00019F70	00000000 00000000			24421+	DS	FD	gap	
				24422+*				
00019F78				24423+X511	DS	0F		
00019F78	B982 0011			24424+	XGR	R1, R1		
00019F7C	4110 8E94		00001094	24425+	LA	R1, V1FUDGE	load v1 fudge	
00019F80	E711 0000 0006		00000000	24426+	VL	v1, 0(R1)	use v21 to test decoder	
00019F86	E310 5010 0014		00000010	24427+	LGF	R1, V2ADDR	load v2 source	
00019F8C	E721 0000 0006		00000000	24428+	VL	v2, 0(R1)	use v22 to test decoder	
00019F92	E310 5014 0014		00000014	24429+	LGF	R1, V3ADDR	load v3 source	
00019F98	E731 0000 0006		00000000	24430+	VL	v3, 0(R1)	use v23 to test decoder	
00019F9E	E310 5018 0014		00000018	24431+	LGF	R1, V4ADDR	load v4 source	
00019FA4	E741 0000 0006		00000000	24432+	VL	v4, 0(R1)	use v24 to test decoder	
00019FAA				24435+	DS	0H	E788 VEVAL	
00019FAA	E7			24436+	DC	X'E7'	- Vector Evaluate	
00019FAB	12			24437+	DC	X'12'	v1, v2	
00019FAC	30			24438+	DC	X'30'	v3, reserved	
00019FAD	FF			24439+	DC	HL1'255'	i5	
00019FAE	40			24440+	DC	x'40'	v4, RXB	
00019FAF	88			24441+	DC	X'88'		
00019FB0	E710 5030 000E		00019F60	24443+	VST	V1, V10511	save v1 output	
00019FB6	07FB			24444+	BR	R11	return	
00019FB8				24445+RE511	DC	0F	xl16 expected result	
00019FB8				24446+	DR0P	R5		
00019FB8	FFFFFFFF FFFFFFFF			24447	DC	XL16'FFFFFFFF FFFFFFFF FFFFFFFF FFFFFFFF'	result	
00019FC0	FFFFFFFF FFFFFFFF							
00019FC8	33333333 55555555			24448	DC	XL16'33333333 55555555 99999999 AAAAAAAA'	v2	
00019FD0	99999999 AAAAAAAA							
00019FD8	11111111 22222222			24449	DC	XL16'11111111 22222222 44444444 88888888'	v3	
00019FE0	44444444 88888888							
00019FE8	FFFFFFFF EEEEEEEE			24450	DC	XL16'FFFFFFFF EEEEEEEE DDDDDDDD BBBB BBBB'	v4	
00019FF0	DDDDDDDD BBBB BBBB							
				24451				
				24452	VRI_K	VEVAL, 255		
00019FF8				24453+	DS	0FD		
00019FF8		00019FF8		24454+	USING	*, R5	base for test data and test routine	
00019FF8	0001A040			24455+T512	DC	A(X512)	address of test routine	
00019FFC	0200			24456+	DC	H'512'	test number	
00019FFE	00			24457+	DC	X'00'		
00019FFF	FF			24458+	DC	HL1'255'	i5	
0001A000	E5C5E5C1 D3404040			24459+	DC	CL8'VEVAL'	instruction name	
0001A008	0001A090			24460+	DC	A(RE512+16)	address of v2 source	
0001A00C	0001A0A0			24461+	DC	A(RE512+32)	address of v3 source	
0001A010	0001A0B0			24462+	DC	A(RE512+48)	address of v4 source	
0001A014	00000010			24463+	DC	A(16)	result length	
0001A018	0001A080			24464+REA512	DC	A(RE512)	result address	
0001A020	00000000 00000000			24465+	DS	FD	gap	
0001A028	00000000 00000000			24466+V10512	DS	XL16	V1 output	
0001A030	00000000 00000000							

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0001A038	00000000 00000000			24467+ 24468+*	DS	FD	gap		
0001A040				24469+X512	DS	0F			
0001A040	B982 0011			24470+	XGR	R1, R1			
0001A044	4110 8E94		00001094	24471+	LA	R1, V1FUDGE	load v1 fudge		
0001A048	E711 0000 0006		00000000	24472+	VL	v1, 0(R1)	use v21 to test decoder		
0001A04E	E310 5010 0014		00000010	24473+	LGF	R1, V2ADDR	load v2 source		
0001A054	E721 0000 0006		00000000	24474+	VL	v2, 0(R1)	use v22 to test decoder		
0001A05A	E310 5014 0014		00000014	24475+	LGF	R1, V3ADDR	load v3 source		
0001A060	E731 0000 0006		00000000	24476+	VL	v3, 0(R1)	use v23 to test decoder		
0001A066	E310 5018 0014		00000018	24477+	LGF	R1, V4ADDR	load v4 source		
0001A06C	E741 0000 0006		00000000	24478+	VL	v4, 0(R1)	use v24 to test decoder		
0001A072				24481+	DS	0H	E788 VEVAL		
0001A072	E7			24482+	DC	X'E7'	- Vector Evaluate		
0001A073	12			24483+	DC	X'12'	v1, v2		
0001A074	30			24484+	DC	X'30'	v3, reserved		
0001A075	FF			24485+	DC	HL1'255'	i5		
0001A076	40			24486+	DC	x'40'	v4, RXB		
0001A077	88			24487+	DC	X'88'			
0001A078	E710 5030 000E		0001A028	24489+	VST	V1, V10512	save v1 output		
0001A07E	07FB			24490+	BR	R11	return		
0001A080				24491+RE512	DC	0F	xl16 expected result		
0001A080				24492+	DROP	R5			
0001A080	FFFFFFFF FFFFFFFF			24493	DC	XL16'FFFFFFFF FFFFFFFF FFFFFFFF FFFFFFFF'	result		
0001A088	FFFFFFFF FFFFFFFF								
0001A090	33333333 55555555			24494	DC	XL16'33333333 55555555 66666666 99999999'	v2		
0001A098	66666666 99999999								
0001A0A0	77777777 BBBB BBBB			24495	DC	XL16'77777777 BBBB BBBB DDDDDDDD EEEEEEEE'	v3		
0001A0A8	DDDD DDDD EEEEEEEE								
0001A0B0	AAAA AAAAA CCCCCCCC			24496	DC	XL16'AAAA AAAAA CCCCCCCC 33333333 55555555'	v4		
0001A0B8	33333333 55555555								
				24497					
				24498					
0001A0C0	00000000			24499	DC	F'0'	END OF TABLE		
0001A0C4	00000000			24500	DC	F'0'			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				24502 *
				24503 * table of pointers to individual load test
				24504 *
0001A0C8				24505 E7TESTS DS 0F
				24506 PTTABLE
0001A0C8				24507+TTABLE DS 0F
0001A0C8	000010C0			24508+ DC A(T1)
0001A0CC	00001188			24509+ DC A(T2)
0001A0D0	00001250			24510+ DC A(T3)
0001A0D4	00001318			24511+ DC A(T4)
0001A0D8	000013E0			24512+ DC A(T5)
0001A0DC	000014A8			24513+ DC A(T6)
0001A0E0	00001570			24514+ DC A(T7)
0001A0E4	00001638			24515+ DC A(T8)
0001A0E8	00001700			24516+ DC A(T9)
0001A0EC	000017C8			24517+ DC A(T10)
0001A0F0	00001890			24518+ DC A(T11)
0001A0F4	00001958			24519+ DC A(T12)
0001A0F8	00001A20			24520+ DC A(T13)
0001A0FC	00001AE8			24521+ DC A(T14)
0001A100	00001BB0			24522+ DC A(T15)
0001A104	00001C78			24523+ DC A(T16)
0001A108	00001D40			24524+ DC A(T17)
0001A10C	00001E08			24525+ DC A(T18)
0001A110	00001ED0			24526+ DC A(T19)
0001A114	00001F98			24527+ DC A(T20)
0001A118	00002060			24528+ DC A(T21)
0001A11C	00002128			24529+ DC A(T22)
0001A120	000021F0			24530+ DC A(T23)
0001A124	000022B8			24531+ DC A(T24)
0001A128	00002380			24532+ DC A(T25)
0001A12C	00002448			24533+ DC A(T26)
0001A130	00002510			24534+ DC A(T27)
0001A134	000025D8			24535+ DC A(T28)
0001A138	000026A0			24536+ DC A(T29)
0001A13C	00002768			24537+ DC A(T30)
0001A140	00002830			24538+ DC A(T31)
0001A144	000028F8			24539+ DC A(T32)
0001A148	000029C0			24540+ DC A(T33)
0001A14C	00002A88			24541+ DC A(T34)
0001A150	00002B50			24542+ DC A(T35)
0001A154	00002C18			24543+ DC A(T36)
0001A158	00002CE0			24544+ DC A(T37)
0001A15C	00002DA8			24545+ DC A(T38)
0001A160	00002E70			24546+ DC A(T39)
0001A164	00002F38			24547+ DC A(T40)
0001A168	00003000			24548+ DC A(T41)
0001A16C	000030C8			24549+ DC A(T42)
0001A170	00003190			24550+ DC A(T43)
0001A174	00003258			24551+ DC A(T44)
0001A178	00003320			24552+ DC A(T45)
0001A17C	000033E8			24553+ DC A(T46)
0001A180	000034B0			24554+ DC A(T47)
0001A184	00003578			24555+ DC A(T48)
0001A188	00003640			24556+ DC A(T49)
0001A18C	00003708			24557+ DC A(T50)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
0001A190	000037D0			24558+ DC A(T51)
0001A194	00003898			24559+ DC A(T52)
0001A198	00003960			24560+ DC A(T53)
0001A19C	00003A28			24561+ DC A(T54)
0001A1A0	00003AF0			24562+ DC A(T55)
0001A1A4	00003BB8			24563+ DC A(T56)
0001A1A8	00003C80			24564+ DC A(T57)
0001A1AC	00003D48			24565+ DC A(T58)
0001A1B0	00003E10			24566+ DC A(T59)
0001A1B4	00003ED8			24567+ DC A(T60)
0001A1B8	00003FA0			24568+ DC A(T61)
0001A1BC	00004068			24569+ DC A(T62)
0001A1C0	00004130			24570+ DC A(T63)
0001A1C4	000041F8			24571+ DC A(T64)
0001A1C8	000042C0			24572+ DC A(T65)
0001A1CC	00004388			24573+ DC A(T66)
0001A1D0	00004450			24574+ DC A(T67)
0001A1D4	00004518			24575+ DC A(T68)
0001A1D8	000045E0			24576+ DC A(T69)
0001A1DC	000046A8			24577+ DC A(T70)
0001A1E0	00004770			24578+ DC A(T71)
0001A1E4	00004838			24579+ DC A(T72)
0001A1E8	00004900			24580+ DC A(T73)
0001A1EC	000049C8			24581+ DC A(T74)
0001A1F0	00004A90			24582+ DC A(T75)
0001A1F4	00004B58			24583+ DC A(T76)
0001A1F8	00004C20			24584+ DC A(T77)
0001A1FC	00004CE8			24585+ DC A(T78)
0001A200	00004DB0			24586+ DC A(T79)
0001A204	00004E78			24587+ DC A(T80)
0001A208	00004F40			24588+ DC A(T81)
0001A20C	00005008			24589+ DC A(T82)
0001A210	000050D0			24590+ DC A(T83)
0001A214	00005198			24591+ DC A(T84)
0001A218	00005260			24592+ DC A(T85)
0001A21C	00005328			24593+ DC A(T86)
0001A220	000053F0			24594+ DC A(T87)
0001A224	000054B8			24595+ DC A(T88)
0001A228	00005580			24596+ DC A(T89)
0001A22C	00005648			24597+ DC A(T90)
0001A230	00005710			24598+ DC A(T91)
0001A234	000057D8			24599+ DC A(T92)
0001A238	000058A0			24600+ DC A(T93)
0001A23C	00005968			24601+ DC A(T94)
0001A240	00005A30			24602+ DC A(T95)
0001A244	00005AF8			24603+ DC A(T96)
0001A248	00005BC0			24604+ DC A(T97)
0001A24C	00005C88			24605+ DC A(T98)
0001A250	00005D50			24606+ DC A(T99)
0001A254	00005E18			24607+ DC A(T100)
0001A258	00005EE0			24608+ DC A(T101)
0001A25C	00005FA8			24609+ DC A(T102)
0001A260	00006070			24610+ DC A(T103)
0001A264	00006138			24611+ DC A(T104)
0001A268	00006200			24612+ DC A(T105)
0001A26C	000062C8			24613+ DC A(T106)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
0001A270	00006390			24614+	DC	A(T107)
0001A274	00006458			24615+	DC	A(T108)
0001A278	00006520			24616+	DC	A(T109)
0001A27C	000065E8			24617+	DC	A(T110)
0001A280	000066B0			24618+	DC	A(T111)
0001A284	00006778			24619+	DC	A(T112)
0001A288	00006840			24620+	DC	A(T113)
0001A28C	00006908			24621+	DC	A(T114)
0001A290	000069D0			24622+	DC	A(T115)
0001A294	00006A98			24623+	DC	A(T116)
0001A298	00006B60			24624+	DC	A(T117)
0001A29C	00006C28			24625+	DC	A(T118)
0001A2A0	00006CF0			24626+	DC	A(T119)
0001A2A4	00006DB8			24627+	DC	A(T120)
0001A2A8	00006E80			24628+	DC	A(T121)
0001A2AC	00006F48			24629+	DC	A(T122)
0001A2B0	00007010			24630+	DC	A(T123)
0001A2B4	000070D8			24631+	DC	A(T124)
0001A2B8	000071A0			24632+	DC	A(T125)
0001A2BC	00007268			24633+	DC	A(T126)
0001A2C0	00007330			24634+	DC	A(T127)
0001A2C4	000073F8			24635+	DC	A(T128)
0001A2C8	000074C0			24636+	DC	A(T129)
0001A2CC	00007588			24637+	DC	A(T130)
0001A2D0	00007650			24638+	DC	A(T131)
0001A2D4	00007718			24639+	DC	A(T132)
0001A2D8	000077E0			24640+	DC	A(T133)
0001A2DC	000078A8			24641+	DC	A(T134)
0001A2E0	00007970			24642+	DC	A(T135)
0001A2E4	00007A38			24643+	DC	A(T136)
0001A2E8	00007B00			24644+	DC	A(T137)
0001A2EC	00007BC8			24645+	DC	A(T138)
0001A2F0	00007C90			24646+	DC	A(T139)
0001A2F4	00007D58			24647+	DC	A(T140)
0001A2F8	00007E20			24648+	DC	A(T141)
0001A2FC	00007EE8			24649+	DC	A(T142)
0001A300	00007FB0			24650+	DC	A(T143)
0001A304	00008078			24651+	DC	A(T144)
0001A308	00008140			24652+	DC	A(T145)
0001A30C	00008208			24653+	DC	A(T146)
0001A310	000082D0			24654+	DC	A(T147)
0001A314	00008398			24655+	DC	A(T148)
0001A318	00008460			24656+	DC	A(T149)
0001A31C	00008528			24657+	DC	A(T150)
0001A320	000085F0			24658+	DC	A(T151)
0001A324	000086B8			24659+	DC	A(T152)
0001A328	00008780			24660+	DC	A(T153)
0001A32C	00008848			24661+	DC	A(T154)
0001A330	00008910			24662+	DC	A(T155)
0001A334	000089D8			24663+	DC	A(T156)
0001A338	00008AA0			24664+	DC	A(T157)
0001A33C	00008B68			24665+	DC	A(T158)
0001A340	00008C30			24666+	DC	A(T159)
0001A344	00008CF8			24667+	DC	A(T160)
0001A348	00008DC0			24668+	DC	A(T161)
0001A34C	00008E88			24669+	DC	A(T162)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
0001A350	00008F50			24670+	DC	A(T163)
0001A354	00009018			24671+	DC	A(T164)
0001A358	000090E0			24672+	DC	A(T165)
0001A35C	000091A8			24673+	DC	A(T166)
0001A360	00009270			24674+	DC	A(T167)
0001A364	00009338			24675+	DC	A(T168)
0001A368	00009400			24676+	DC	A(T169)
0001A36C	000094C8			24677+	DC	A(T170)
0001A370	00009590			24678+	DC	A(T171)
0001A374	00009658			24679+	DC	A(T172)
0001A378	00009720			24680+	DC	A(T173)
0001A37C	000097E8			24681+	DC	A(T174)
0001A380	000098B0			24682+	DC	A(T175)
0001A384	00009978			24683+	DC	A(T176)
0001A388	00009A40			24684+	DC	A(T177)
0001A38C	00009B08			24685+	DC	A(T178)
0001A390	00009BD0			24686+	DC	A(T179)
0001A394	00009C98			24687+	DC	A(T180)
0001A398	00009D60			24688+	DC	A(T181)
0001A39C	00009E28			24689+	DC	A(T182)
0001A3A0	00009EF0			24690+	DC	A(T183)
0001A3A4	00009FB8			24691+	DC	A(T184)
0001A3A8	0000A080			24692+	DC	A(T185)
0001A3AC	0000A148			24693+	DC	A(T186)
0001A3B0	0000A210			24694+	DC	A(T187)
0001A3B4	0000A2D8			24695+	DC	A(T188)
0001A3B8	0000A3A0			24696+	DC	A(T189)
0001A3BC	0000A468			24697+	DC	A(T190)
0001A3C0	0000A530			24698+	DC	A(T191)
0001A3C4	0000A5F8			24699+	DC	A(T192)
0001A3C8	0000A6C0			24700+	DC	A(T193)
0001A3CC	0000A788			24701+	DC	A(T194)
0001A3D0	0000A850			24702+	DC	A(T195)
0001A3D4	0000A918			24703+	DC	A(T196)
0001A3D8	0000A9E0			24704+	DC	A(T197)
0001A3DC	0000AAA8			24705+	DC	A(T198)
0001A3E0	0000AB70			24706+	DC	A(T199)
0001A3E4	0000AC38			24707+	DC	A(T200)
0001A3E8	0000AD00			24708+	DC	A(T201)
0001A3EC	0000ADC8			24709+	DC	A(T202)
0001A3F0	0000AE90			24710+	DC	A(T203)
0001A3F4	0000AF58			24711+	DC	A(T204)
0001A3F8	0000B020			24712+	DC	A(T205)
0001A3FC	0000B0E8			24713+	DC	A(T206)
0001A400	0000B1B0			24714+	DC	A(T207)
0001A404	0000B278			24715+	DC	A(T208)
0001A408	0000B340			24716+	DC	A(T209)
0001A40C	0000B408			24717+	DC	A(T210)
0001A410	0000B4D0			24718+	DC	A(T211)
0001A414	0000B598			24719+	DC	A(T212)
0001A418	0000B660			24720+	DC	A(T213)
0001A41C	0000B728			24721+	DC	A(T214)
0001A420	0000B7F0			24722+	DC	A(T215)
0001A424	0000B8B8			24723+	DC	A(T216)
0001A428	0000B980			24724+	DC	A(T217)
0001A42C	0000BA48			24725+	DC	A(T218)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
0001A430	0000BB10			24726+	DC	A(T219)
0001A434	0000BBD8			24727+	DC	A(T220)
0001A438	0000BCA0			24728+	DC	A(T221)
0001A43C	0000BD68			24729+	DC	A(T222)
0001A440	0000BE30			24730+	DC	A(T223)
0001A444	0000BEF8			24731+	DC	A(T224)
0001A448	0000BFC0			24732+	DC	A(T225)
0001A44C	0000C088			24733+	DC	A(T226)
0001A450	0000C150			24734+	DC	A(T227)
0001A454	0000C218			24735+	DC	A(T228)
0001A458	0000C2E0			24736+	DC	A(T229)
0001A45C	0000C3A8			24737+	DC	A(T230)
0001A460	0000C470			24738+	DC	A(T231)
0001A464	0000C538			24739+	DC	A(T232)
0001A468	0000C600			24740+	DC	A(T233)
0001A46C	0000C6C8			24741+	DC	A(T234)
0001A470	0000C790			24742+	DC	A(T235)
0001A474	0000C858			24743+	DC	A(T236)
0001A478	0000C920			24744+	DC	A(T237)
0001A47C	0000C9E8			24745+	DC	A(T238)
0001A480	0000CAB0			24746+	DC	A(T239)
0001A484	0000CB78			24747+	DC	A(T240)
0001A488	0000CC40			24748+	DC	A(T241)
0001A48C	0000CD08			24749+	DC	A(T242)
0001A490	0000CDD0			24750+	DC	A(T243)
0001A494	0000CE98			24751+	DC	A(T244)
0001A498	0000CF60			24752+	DC	A(T245)
0001A49C	0000D028			24753+	DC	A(T246)
0001A4A0	0000D0F0			24754+	DC	A(T247)
0001A4A4	0000D1B8			24755+	DC	A(T248)
0001A4A8	0000D280			24756+	DC	A(T249)
0001A4AC	0000D348			24757+	DC	A(T250)
0001A4B0	0000D410			24758+	DC	A(T251)
0001A4B4	0000D4D8			24759+	DC	A(T252)
0001A4B8	0000D5A0			24760+	DC	A(T253)
0001A4BC	0000D668			24761+	DC	A(T254)
0001A4C0	0000D730			24762+	DC	A(T255)
0001A4C4	0000D7F8			24763+	DC	A(T256)
0001A4C8	0000D8C0			24764+	DC	A(T257)
0001A4CC	0000D988			24765+	DC	A(T258)
0001A4D0	0000DA50			24766+	DC	A(T259)
0001A4D4	0000DB18			24767+	DC	A(T260)
0001A4D8	0000DBE0			24768+	DC	A(T261)
0001A4DC	0000DCA8			24769+	DC	A(T262)
0001A4E0	0000DD70			24770+	DC	A(T263)
0001A4E4	0000DE38			24771+	DC	A(T264)
0001A4E8	0000DF00			24772+	DC	A(T265)
0001A4EC	0000DFC8			24773+	DC	A(T266)
0001A4F0	0000E090			24774+	DC	A(T267)
0001A4F4	0000E158			24775+	DC	A(T268)
0001A4F8	0000E220			24776+	DC	A(T269)
0001A4FC	0000E2E8			24777+	DC	A(T270)
0001A500	0000E3B0			24778+	DC	A(T271)
0001A504	0000E478			24779+	DC	A(T272)
0001A508	0000E540			24780+	DC	A(T273)
0001A50C	0000E608			24781+	DC	A(T274)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
0001A510	0000E6D0			24782+	DC	A(T275)
0001A514	0000E798			24783+	DC	A(T276)
0001A518	0000E860			24784+	DC	A(T277)
0001A51C	0000E928			24785+	DC	A(T278)
0001A520	0000E9F0			24786+	DC	A(T279)
0001A524	0000EAB8			24787+	DC	A(T280)
0001A528	0000EB80			24788+	DC	A(T281)
0001A52C	0000EC48			24789+	DC	A(T282)
0001A530	0000ED10			24790+	DC	A(T283)
0001A534	0000EDD8			24791+	DC	A(T284)
0001A538	0000EEA0			24792+	DC	A(T285)
0001A53C	0000EF68			24793+	DC	A(T286)
0001A540	0000F030			24794+	DC	A(T287)
0001A544	0000F0F8			24795+	DC	A(T288)
0001A548	0000F1C0			24796+	DC	A(T289)
0001A54C	0000F288			24797+	DC	A(T290)
0001A550	0000F350			24798+	DC	A(T291)
0001A554	0000F418			24799+	DC	A(T292)
0001A558	0000F4E0			24800+	DC	A(T293)
0001A55C	0000F5A8			24801+	DC	A(T294)
0001A560	0000F670			24802+	DC	A(T295)
0001A564	0000F738			24803+	DC	A(T296)
0001A568	0000F800			24804+	DC	A(T297)
0001A56C	0000F8C8			24805+	DC	A(T298)
0001A570	0000F990			24806+	DC	A(T299)
0001A574	0000FA58			24807+	DC	A(T300)
0001A578	0000FB20			24808+	DC	A(T301)
0001A57C	0000FBE8			24809+	DC	A(T302)
0001A580	0000FCB0			24810+	DC	A(T303)
0001A584	0000FD78			24811+	DC	A(T304)
0001A588	0000FE40			24812+	DC	A(T305)
0001A58C	0000FF08			24813+	DC	A(T306)
0001A590	0000FFD0			24814+	DC	A(T307)
0001A594	00010098			24815+	DC	A(T308)
0001A598	00010160			24816+	DC	A(T309)
0001A59C	00010228			24817+	DC	A(T310)
0001A5A0	000102F0			24818+	DC	A(T311)
0001A5A4	000103B8			24819+	DC	A(T312)
0001A5A8	00010480			24820+	DC	A(T313)
0001A5AC	00010548			24821+	DC	A(T314)
0001A5B0	00010610			24822+	DC	A(T315)
0001A5B4	000106D8			24823+	DC	A(T316)
0001A5B8	000107A0			24824+	DC	A(T317)
0001A5BC	00010868			24825+	DC	A(T318)
0001A5C0	00010930			24826+	DC	A(T319)
0001A5C4	000109F8			24827+	DC	A(T320)
0001A5C8	00010AC0			24828+	DC	A(T321)
0001A5CC	00010B88			24829+	DC	A(T322)
0001A5D0	00010C50			24830+	DC	A(T323)
0001A5D4	00010D18			24831+	DC	A(T324)
0001A5D8	00010DE0			24832+	DC	A(T325)
0001A5DC	00010EA8			24833+	DC	A(T326)
0001A5E0	00010F70			24834+	DC	A(T327)
0001A5E4	00011038			24835+	DC	A(T328)
0001A5E8	00011100			24836+	DC	A(T329)
0001A5EC	000111C8			24837+	DC	A(T330)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
0001A5F0	00011290			24838+	DC	A(T331)
0001A5F4	00011358			24839+	DC	A(T332)
0001A5F8	00011420			24840+	DC	A(T333)
0001A5FC	000114E8			24841+	DC	A(T334)
0001A600	000115B0			24842+	DC	A(T335)
0001A604	00011678			24843+	DC	A(T336)
0001A608	00011740			24844+	DC	A(T337)
0001A60C	00011808			24845+	DC	A(T338)
0001A610	000118D0			24846+	DC	A(T339)
0001A614	00011998			24847+	DC	A(T340)
0001A618	00011A60			24848+	DC	A(T341)
0001A61C	00011B28			24849+	DC	A(T342)
0001A620	00011BF0			24850+	DC	A(T343)
0001A624	00011CB8			24851+	DC	A(T344)
0001A628	00011D80			24852+	DC	A(T345)
0001A62C	00011E48			24853+	DC	A(T346)
0001A630	00011F10			24854+	DC	A(T347)
0001A634	00011FD8			24855+	DC	A(T348)
0001A638	000120A0			24856+	DC	A(T349)
0001A63C	00012168			24857+	DC	A(T350)
0001A640	00012230			24858+	DC	A(T351)
0001A644	000122F8			24859+	DC	A(T352)
0001A648	000123C0			24860+	DC	A(T353)
0001A64C	00012488			24861+	DC	A(T354)
0001A650	00012550			24862+	DC	A(T355)
0001A654	00012618			24863+	DC	A(T356)
0001A658	000126E0			24864+	DC	A(T357)
0001A65C	000127A8			24865+	DC	A(T358)
0001A660	00012870			24866+	DC	A(T359)
0001A664	00012938			24867+	DC	A(T360)
0001A668	00012A00			24868+	DC	A(T361)
0001A66C	00012AC8			24869+	DC	A(T362)
0001A670	00012B90			24870+	DC	A(T363)
0001A674	00012C58			24871+	DC	A(T364)
0001A678	00012D20			24872+	DC	A(T365)
0001A67C	00012DE8			24873+	DC	A(T366)
0001A680	00012EB0			24874+	DC	A(T367)
0001A684	00012F78			24875+	DC	A(T368)
0001A688	00013040			24876+	DC	A(T369)
0001A68C	00013108			24877+	DC	A(T370)
0001A690	000131D0			24878+	DC	A(T371)
0001A694	00013298			24879+	DC	A(T372)
0001A698	00013360			24880+	DC	A(T373)
0001A69C	00013428			24881+	DC	A(T374)
0001A6A0	000134F0			24882+	DC	A(T375)
0001A6A4	000135B8			24883+	DC	A(T376)
0001A6A8	00013680			24884+	DC	A(T377)
0001A6AC	00013748			24885+	DC	A(T378)
0001A6B0	00013810			24886+	DC	A(T379)
0001A6B4	000138D8			24887+	DC	A(T380)
0001A6B8	000139A0			24888+	DC	A(T381)
0001A6BC	00013A68			24889+	DC	A(T382)
0001A6C0	00013B30			24890+	DC	A(T383)
0001A6C4	00013BF8			24891+	DC	A(T384)
0001A6C8	00013CC0			24892+	DC	A(T385)
0001A6CC	00013D88			24893+	DC	A(T386)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
0001A6D0	00013E50			24894+	DC	A(T387)
0001A6D4	00013F18			24895+	DC	A(T388)
0001A6D8	00013FE0			24896+	DC	A(T389)
0001A6DC	000140A8			24897+	DC	A(T390)
0001A6E0	00014170			24898+	DC	A(T391)
0001A6E4	00014238			24899+	DC	A(T392)
0001A6E8	00014300			24900+	DC	A(T393)
0001A6EC	000143C8			24901+	DC	A(T394)
0001A6F0	00014490			24902+	DC	A(T395)
0001A6F4	00014558			24903+	DC	A(T396)
0001A6F8	00014620			24904+	DC	A(T397)
0001A6FC	000146E8			24905+	DC	A(T398)
0001A700	000147B0			24906+	DC	A(T399)
0001A704	00014878			24907+	DC	A(T400)
0001A708	00014940			24908+	DC	A(T401)
0001A70C	00014A08			24909+	DC	A(T402)
0001A710	00014AD0			24910+	DC	A(T403)
0001A714	00014B98			24911+	DC	A(T404)
0001A718	00014C60			24912+	DC	A(T405)
0001A71C	00014D28			24913+	DC	A(T406)
0001A720	00014DF0			24914+	DC	A(T407)
0001A724	00014EB8			24915+	DC	A(T408)
0001A728	00014F80			24916+	DC	A(T409)
0001A72C	00015048			24917+	DC	A(T410)
0001A730	00015110			24918+	DC	A(T411)
0001A734	000151D8			24919+	DC	A(T412)
0001A738	000152A0			24920+	DC	A(T413)
0001A73C	00015368			24921+	DC	A(T414)
0001A740	00015430			24922+	DC	A(T415)
0001A744	000154F8			24923+	DC	A(T416)
0001A748	000155C0			24924+	DC	A(T417)
0001A74C	00015688			24925+	DC	A(T418)
0001A750	00015750			24926+	DC	A(T419)
0001A754	00015818			24927+	DC	A(T420)
0001A758	000158E0			24928+	DC	A(T421)
0001A75C	000159A8			24929+	DC	A(T422)
0001A760	00015A70			24930+	DC	A(T423)
0001A764	00015B38			24931+	DC	A(T424)
0001A768	00015C00			24932+	DC	A(T425)
0001A76C	00015CC8			24933+	DC	A(T426)
0001A770	00015D90			24934+	DC	A(T427)
0001A774	00015E58			24935+	DC	A(T428)
0001A778	00015F20			24936+	DC	A(T429)
0001A77C	00015FE8			24937+	DC	A(T430)
0001A780	000160B0			24938+	DC	A(T431)
0001A784	00016178			24939+	DC	A(T432)
0001A788	00016240			24940+	DC	A(T433)
0001A78C	00016308			24941+	DC	A(T434)
0001A790	000163D0			24942+	DC	A(T435)
0001A794	00016498			24943+	DC	A(T436)
0001A798	00016560			24944+	DC	A(T437)
0001A79C	00016628			24945+	DC	A(T438)
0001A7A0	000166F0			24946+	DC	A(T439)
0001A7A4	000167B8			24947+	DC	A(T440)
0001A7A8	00016880			24948+	DC	A(T441)
0001A7AC	00016948			24949+	DC	A(T442)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
0001A7B0	00016A10			24950+	DC	A(T443)
0001A7B4	00016AD8			24951+	DC	A(T444)
0001A7B8	00016BA0			24952+	DC	A(T445)
0001A7BC	00016C68			24953+	DC	A(T446)
0001A7C0	00016D30			24954+	DC	A(T447)
0001A7C4	00016DF8			24955+	DC	A(T448)
0001A7C8	00016EC0			24956+	DC	A(T449)
0001A7CC	00016F88			24957+	DC	A(T450)
0001A7D0	00017050			24958+	DC	A(T451)
0001A7D4	00017118			24959+	DC	A(T452)
0001A7D8	000171E0			24960+	DC	A(T453)
0001A7DC	000172A8			24961+	DC	A(T454)
0001A7E0	00017370			24962+	DC	A(T455)
0001A7E4	00017438			24963+	DC	A(T456)
0001A7E8	00017500			24964+	DC	A(T457)
0001A7EC	000175C8			24965+	DC	A(T458)
0001A7F0	00017690			24966+	DC	A(T459)
0001A7F4	00017758			24967+	DC	A(T460)
0001A7F8	00017820			24968+	DC	A(T461)
0001A7FC	000178E8			24969+	DC	A(T462)
0001A800	000179B0			24970+	DC	A(T463)
0001A804	00017A78			24971+	DC	A(T464)
0001A808	00017B40			24972+	DC	A(T465)
0001A80C	00017C08			24973+	DC	A(T466)
0001A810	00017CD0			24974+	DC	A(T467)
0001A814	00017D98			24975+	DC	A(T468)
0001A818	00017E60			24976+	DC	A(T469)
0001A81C	00017F28			24977+	DC	A(T470)
0001A820	00017FF0			24978+	DC	A(T471)
0001A824	000180B8			24979+	DC	A(T472)
0001A828	00018180			24980+	DC	A(T473)
0001A82C	00018248			24981+	DC	A(T474)
0001A830	00018310			24982+	DC	A(T475)
0001A834	000183D8			24983+	DC	A(T476)
0001A838	000184A0			24984+	DC	A(T477)
0001A83C	00018568			24985+	DC	A(T478)
0001A840	00018630			24986+	DC	A(T479)
0001A844	000186F8			24987+	DC	A(T480)
0001A848	000187C0			24988+	DC	A(T481)
0001A84C	00018888			24989+	DC	A(T482)
0001A850	00018950			24990+	DC	A(T483)
0001A854	00018A18			24991+	DC	A(T484)
0001A858	00018AE0			24992+	DC	A(T485)
0001A85C	00018BA8			24993+	DC	A(T486)
0001A860	00018C70			24994+	DC	A(T487)
0001A864	00018D38			24995+	DC	A(T488)
0001A868	00018E00			24996+	DC	A(T489)
0001A86C	00018EC8			24997+	DC	A(T490)
0001A870	00018F90			24998+	DC	A(T491)
0001A874	00019058			24999+	DC	A(T492)
0001A878	00019120			25000+	DC	A(T493)
0001A87C	000191E8			25001+	DC	A(T494)
0001A880	000192B0			25002+	DC	A(T495)
0001A884	00019378			25003+	DC	A(T496)
0001A888	00019440			25004+	DC	A(T497)
0001A88C	00019508			25005+	DC	A(T498)

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
					25027	*****		
					25028	*	Register equates	
					25029	*****		
			00000000	00000001	25031	R0	EQU	0
			00000001	00000001	25032	R1	EQU	1
			00000002	00000001	25033	R2	EQU	2
			00000003	00000001	25034	R3	EQU	3
			00000004	00000001	25035	R4	EQU	4
			00000005	00000001	25036	R5	EQU	5
			00000006	00000001	25037	R6	EQU	6
			00000007	00000001	25038	R7	EQU	7
			00000008	00000001	25039	R8	EQU	8
			00000009	00000001	25040	R9	EQU	9
			0000000A	00000001	25041	R10	EQU	10
			0000000B	00000001	25042	R11	EQU	11
			0000000C	00000001	25043	R12	EQU	12
			0000000D	00000001	25044	R13	EQU	13
			0000000E	00000001	25045	R14	EQU	14
			0000000F	00000001	25046	R15	EQU	15
					25048	*****		
					25049	*	Register equates	
					25050	*****		
			00000000	00000001	25052	V0	EQU	0
			00000001	00000001	25053	V1	EQU	1
			00000002	00000001	25054	V2	EQU	2
			00000003	00000001	25055	V3	EQU	3
			00000004	00000001	25056	V4	EQU	4
			00000005	00000001	25057	V5	EQU	5
			00000006	00000001	25058	V6	EQU	6
			00000007	00000001	25059	V7	EQU	7
			00000008	00000001	25060	V8	EQU	8
			00000009	00000001	25061	V9	EQU	9
			0000000A	00000001	25062	V10	EQU	10
			0000000B	00000001	25063	V11	EQU	11
			0000000C	00000001	25064	V12	EQU	12
			0000000D	00000001	25065	V13	EQU	13
			0000000E	00000001	25066	V14	EQU	14
			0000000F	00000001	25067	V15	EQU	15
			00000010	00000001	25068	V16	EQU	16
			00000011	00000001	25069	V17	EQU	17
			00000012	00000001	25070	V18	EQU	18
			00000013	00000001	25071	V19	EQU	19
			00000014	00000001	25072	V20	EQU	20
			00000015	00000001	25073	V21	EQU	21

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
BEGIN	I	00000200	2	177	143	173	174	175							
CTLR0	F	0000048C	4	374	187	188	189	190							
DECNUM	C	00001074	16	425	287	289	296	298							
E7TEST	4	00000000	72	439	236										
E7TESTS	F	0001A0C8	4	24505	229										
EDIT	X	00001048	18	420	288	297									
ENDTEST	U	0000031E	1	273	234										
EOJ	I	00000470	4	364	222	276									
EOJPSW	D	00000460	8	362	364										
FAILCONT	U	0000030E	1	263											
FAILED	F	00001000	4	402	265	274									
FAILMSG	U	0000030A	1	257	247										
FAILPSW	D	00000478	8	366	368										
FAILTEST	I	00000488	4	368	277										
FB0001	F	00000280	8	206	210	211	213								
I5	U	00000007	1	443	295										
IMAGE	1	00000000	108760	0											
K	U	00000400	1	386	387	388	389								
K64	U	00010000	1	388											
MB	U	00100000	1	389											
MSG	I	000003A8	4	324	221	307									
MSGCMD	C	000003F6	9	354	337	338									
MSGMSG	C	000003FF	95	355	331	352	329								
MSGMVC	I	000003F0	6	352	335										
MSGOK	I	000003BE	2	333	330										
MSGRET	I	000003DE	4	348	341	344									
MSGSAVE	F	000003E4	4	351	327	348									
NEXTE7	U	000002D4	1	231	250	268									
OPNAME	C	00000008	8	445	292										
PAGE	U	00001000	1	387											
PRT3	C	0000105E	18	423	288	289	290	297	298	299					
PRTI5	C	00001044	3	413	299										
PRTLNE	C	00001008	16	408	415	306									
PRTLNG	U	00000040	1	415	305										
PRTNAME	C	00001033	8	411	292										
PRTNUM	C	00001018	3	409	290										
R0	U	00000000	1	25031	137	187	190	210	212	213	214	219	238	239	264
					265	304	305	308	324	327	329	331	333	348	
R1	U	00000001	1	25032	220	245	246	274	275	306	338	352	583	584	585
					586	587	588	589	590	591	629	630	631	632	633
					634	635	636	637	676	677	678	679	680	681	682
					683	684	722	723	724	725	726	727	728	729	730
					769	770	771	772	773	774	775	776	777	815	816
					817	818	819	820	821	822	823	864	865	866	867
					868	869	870	871	872	910	911	912	913	914	915
					916	917	918	957	958	959	960	961	962	963	964
					965	1003	1004	1005	1006	1007	1008	1009	1010	1011	1050
					1051	1052	1053	1054	1055	1056	1057	1058	1096	1097	1098
					1099	1100	1101	1102	1103	1104	1145	1146	1147	1148	1149
					1150	1151	1152	1153	1191	1192	1193	1194	1195	1196	1197
					1198	1199	1238	1239	1240	1241	1242	1243	1244	1245	1246
					1284	1285	1286	1287	1288	1289	1290	1291	1292	1331	1332
					1333	1334	1335	1336	1337	1338	1339	1377	1378	1379	1380
					1381	1382	1383	1384	1385	1426	1427	1428	1429	1430	1431
					1432	1433	1434	1472	1473	1474	1475	1476	1477	1478	1479
					1480	1519	1520	1521	1522	1523	1524	1525	1526	1527	1565

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
					1566	1567	1568	1569	1570	1571	1572	1573	1612	1613	1614
					1615	1616	1617	1618	1619	1620	1658	1659	1660	1661	1662
					1663	1664	1665	1666	1705	1706	1707	1708	1709	1710	1711
					1712	1713	1751	1752	1753	1754	1755	1756	1757	1758	1759
					1798	1799	1800	1801	1802	1803	1804	1805	1806	1844	1845
					1846	1847	1848	1849	1850	1851	1852	1899	1900	1901	1902
					1903	1904	1905	1906	1907	1945	1946	1947	1948	1949	1950
					1951	1952	1953	1994	1995	1996	1997	1998	1999	2000	2001
					2002	2040	2041	2042	2043	2044	2045	2046	2047	2048	2087
					2088	2089	2090	2091	2092	2093	2094	2095	2133	2134	2135
					2136	2137	2138	2139	2140	2141	2180	2181	2182	2183	2184
					2185	2186	2187	2188	2226	2227	2228	2229	2230	2231	2232
					2233	2234	2273	2274	2275	2276	2277	2278	2279	2280	2281
					2319	2320	2321	2322	2323	2324	2325	2326	2327	2368	2369
					2370	2371	2372	2373	2374	2375	2376	2414	2415	2416	2417
					2418	2419	2420	2421	2422	2461	2462	2463	2464	2465	2466
					2467	2468	2469	2507	2508	2509	2510	2511	2512	2513	2514
					2515	2554	2555	2556	2557	2558	2559	2560	2561	2562	2600
					2601	2602	2603	2604	2605	2606	2607	2608	2647	2648	2649
					2650	2651	2652	2653	2654	2655	2693	2694	2695	2696	2697
					2698	2699	2700	2701	2742	2743	2744	2745	2746	2747	2748
					2749	2750	2788	2789	2790	2791	2792	2793	2794	2795	2796
					2835	2836	2837	2838	2839	2840	2841	2842	2843	2881	2882
					2883	2884	2885	2886	2887	2888	2889	2928	2929	2930	2931
					2932	2933	2934	2935	2936	2974	2975	2976	2977	2978	2979
					2980	2981	2982	3023	3024	3025	3026	3027	3028	3029	3030
					3031	3069	3070	3071	3072	3073	3074	3075	3076	3077	3116
					3117	3118	3119	3120	3121	3122	3123	3124	3162	3163	3164
					3165	3166	3167	3168	3169	3170	3209	3210	3211	3212	3213
					3214	3215	3216	3217	3255	3256	3257	3258	3259	3260	3261
					3262	3263	3304	3305	3306	3307	3308	3309	3310	3311	3312
					3350	3351	3352	3353	3354	3355	3356	3357	3358	3397	3398
					3399	3400	3401	3402	3403	3404	3405	3443	3444	3445	3446
					3447	3448	3449	3450	3451	3490	3491	3492	3493	3494	3495
					3496	3497	3498	3536	3537	3538	3539	3540	3541	3542	3543
					3544	3583	3584	3585	3586	3587	3588	3589	3590	3591	3629
					3630	3631	3632	3633	3634	3635	3636	3637	3676	3677	3678
					3679	3680	3681	3682	3683	3684	3722	3723	3724	3725	3726
					3727	3728	3729	3730	3771	3772	3773	3774	3775	3776	3777
					3778	3779	3817	3818	3819	3820	3821	3822	3823	3824	3825
					3864	3865	3866	3867	3868	3869	3870	3871	3872	3910	3911
					3912	3913	3914	3915	3916	3917	3918	3957	3958	3959	3960
					3961	3962	3963	3964	3965	4003	4004	4005	4006	4007	4008
					4009	4010	4011	4050	4051	4052	4053	4054	4055	4056	4057
					4058	4096	4097	4098	4099	4100	4101	4102	4103	4104	4143
					4144	4145	4146	4147	4148	4149	4150	4151	4189	4190	4191
					4192	4193	4194	4195	4196	4197	4238	4239	4240	4241	4242
					4243	4244	4245	4246	4284	4285	4286	4287	4288	4289	4290
					4291	4292	4331	4332	4333	4334	4335	4336	4337	4338	4339
					4377	4378	4379	4380	4381	4382	4383	4384	4385	4424	4425
					4426	4427	4428	4429	4430	4431	4432	4470	4471	4472	4473
					4474	4475	4476	4477	4478	4519	4520	4521	4522	4523	4524
					4525	4526	4527	4565	4566	4567	4568	4569	4570	4571	4572
					4573	4612	4613	4614	4615	4616	4617	4618	4619	4620	4658
					4659	4660	4661	4662	4663	4664	4665	4666	4705	4706	4707
					4708	4709	4710	4711	4712	4713	4751	4752	4753	4754	4755

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES												
					4756	4757	4758	4759	4800	4801	4802	4803	4804	4805	4806		
					4807	4808	4846	4847	4848	4849	4850	4851	4852	4853	4854		
					4893	4894	4895	4896	4897	4898	4899	4900	4901	4939	4940		
					4941	4942	4943	4944	4945	4946	4947	4986	4987	4988	4989		
					4990	4991	4992	4993	4994	5032	5033	5034	5035	5036	5037		
					5038	5039	5040	5079	5080	5081	5082	5083	5084	5085	5086		
					5087	5125	5126	5127	5128	5129	5130	5131	5132	5133	5174		
					5175	5176	5177	5178	5179	5180	5181	5182	5220	5221	5222		
					5223	5224	5225	5226	5227	5228	5267	5268	5269	5270	5271		
					5272	5273	5274	5275	5313	5314	5315	5316	5317	5318	5319		
					5320	5321	5360	5361	5362	5363	5364	5365	5366	5367	5368		
					5406	5407	5408	5409	5410	5411	5412	5413	5414	5453	5454		
					5455	5456	5457	5458	5459	5460	5461	5499	5500	5501	5502		
					5503	5504	5505	5506	5507	5548	5549	5550	5551	5552	5553		
					5554	5555	5556	5594	5595	5596	5597	5598	5599	5600	5601		
					5602	5641	5642	5643	5644	5645	5646	5647	5648	5649	5687		
					5688	5689	5690	5691	5692	5693	5694	5695	5742	5743	5744		
					5745	5746	5747	5748	5749	5750	5788	5789	5790	5791	5792		
					5793	5794	5795	5796	5835	5836	5837	5838	5839	5840	5841		
					5842	5843	5881	5882	5883	5884	5885	5886	5887	5888	5889		
					5928	5929	5930	5931	5932	5933	5934	5935	5936	5974	5975		
					5976	5977	5978	5979	5980	5981	5982	6021	6022	6023	6024		
					6025	6026	6027	6028	6029	6067	6068	6069	6070	6071	6072		
					6073	6074	6075	6114	6115	6116	6117	6118	6119	6120	6121		
					6122	6160	6161	6162	6163	6164	6165	6166	6167	6168	6209		
					6210	6211	6212	6213	6214	6215	6216	6217	6255	6256	6257		
					6258	6259	6260	6261	6262	6263	6302	6303	6304	6305	6306		
					6307	6308	6309	6310	6348	6349	6350	6351	6352	6353	6354		
					6355	6356	6395	6396	6397	6398	6399	6400	6401	6402	6403		
					6441	6442	6443	6444	6445	6446	6447	6448	6449	6490	6491		
					6492	6493	6494	6495	6496	6497	6498	6536	6537	6538	6539		
					6540	6541	6542	6543	6544	6583	6584	6585	6586	6587	6588		
					6589	6590	6591	6629	6630	6631	6632	6633	6634	6635	6636		
					6637	6676	6677	6678	6679	6680	6681	6682	6683	6684	6722		
					6723	6724	6725	6726	6727	6728	6729	6730	6771	6772	6773		
					6774	6775	6776	6777	6778	6779	6817	6818	6819	6820	6821		
					6822	6823	6824	6825	6864	6865	6866	6867	6868	6869	6870		
					6871	6872	6910	6911	6912	6913	6914	6915	6916	6917	6918		
					6957	6958	6959	6960	6961	6962	6963	6964	6965	7003	7004		
					7005	7006	7007	7008	7009	7010	7011	7063	7064	7065	7066		
					7067	7068	7069	7070	7071	7109	7110	7111	7112	7113	7114		
					7115	7116	7117	7156	7157	7158	7159	7160	7161	7162	7163		
					7164	7202	7203	7204	7205	7206	7207	7208	7209	7210	7249		
					7250	7251	7252	7253	7254	7255	7256	7257	7295	7296	7297		
					7298	7299	7300	7301	7302	7303	7342	7343	7344	7345	7346		
					7347	7348	7349	7350	7388	7389	7390	7391	7392	7393	7394		
					7395	7396	7435	7436	7437	7438	7439	7440	7441	7442	7443		
					7481	7482	7483	7484	7485	7486	7487	7488	7489	7530	7531		
					7532	7533	7534	7535	7536	7537	7538	7576	7577	7578	7579		
					7580	7581	7582	7583	7584	7623	7624	7625	7626	7627	7628		
					7629	7630	7631	7669	7670	7671	7672	7673	7674	7675	7676		
					7677	7716	7717	7718	7719	7720	7721	7722	7723	7724	7762		
					7763	7764	7765	7766	7767	7768	7769	7770	7809	7810	7811		
					7812	7813	7814	7815	7816	7817	7855	7856	7857	7858	7859		
					7860	7861	7862	7863	7902	7903	7904	7905	7906	7907	7908		
					7909	7910	7948	7949	7950	7951	7952	7953	7954	7955	7956		

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
					7997	7998	7999	8000	8001	8002	8003	8004	8005	8043	8044
					8045	8046	8047	8048	8049	8050	8051	8090	8091	8092	8093
					8094	8095	8096	8097	8098	8136	8137	8138	8139	8140	8141
					8142	8143	8144	8183	8184	8185	8186	8187	8188	8189	8190
					8191	8229	8230	8231	8232	8233	8234	8235	8236	8237	8276
					8277	8278	8279	8280	8281	8282	8283	8284	8322	8323	8324
					8325	8326	8327	8328	8329	8330	8369	8370	8371	8372	8373
					8374	8375	8376	8377	8415	8416	8417	8418	8419	8420	8421
					8422	8423	8464	8465	8466	8467	8468	8469	8470	8471	8472
					8510	8511	8512	8513	8514	8515	8516	8517	8518	8557	8558
					8559	8560	8561	8562	8563	8564	8565	8603	8604	8605	8606
					8607	8608	8609	8610	8611	8650	8651	8652	8653	8654	8655
					8656	8657	8658	8696	8697	8698	8699	8700	8701	8702	8703
					8704	8745	8746	8747	8748	8749	8750	8751	8752	8753	8791
					8792	8793	8794	8795	8796	8797	8798	8799	8838	8839	8840
					8841	8842	8843	8844	8845	8846	8884	8885	8886	8887	8888
					8889	8890	8891	8892	8931	8932	8933	8934	8935	8936	8937
					8938	8939	8977	8978	8979	8980	8981	8982	8983	8984	8985
					9024	9025	9026	9027	9028	9029	9030	9031	9032	9070	9071
					9072	9073	9074	9075	9076	9077	9078	9117	9118	9119	9120
					9121	9122	9123	9124	9125	9163	9164	9165	9166	9167	9168
					9169	9170	9171	9210	9211	9212	9213	9214	9215	9216	9217
					9218	9256	9257	9258	9259	9260	9261	9262	9263	9264	9303
					9304	9305	9306	9307	9308	9309	9310	9311	9349	9350	9351
					9352	9353	9354	9355	9356	9357	9396	9397	9398	9399	9400
					9401	9402	9403	9404	9442	9443	9444	9445	9446	9447	9448
					9449	9450	9491	9492	9493	9494	9495	9496	9497	9498	9499
					9537	9538	9539	9540	9541	9542	9543	9544	9545	9584	9585
					9586	9587	9588	9589	9590	9591	9592	9630	9631	9632	9633
					9634	9635	9636	9637	9638	9677	9678	9679	9680	9681	9682
					9683	9684	9685	9723	9724	9725	9726	9727	9728	9729	9730
					9731	9770	9771	9772	9773	9774	9775	9776	9777	9778	9816
					9817	9818	9819	9820	9821	9822	9823	9824	9863	9864	9865
					9866	9867	9868	9869	9870	9871	9909	9910	9911	9912	9913
					9914	9915	9916	9917	9956	9957	9958	9959	9960	9961	9962
					9963	9964	10002	10003	10004	10005	10006	10007	10008	10009	10010
					10049	10050	10051	10052	10053	10054	10055	10056	10057	10095	10096
					10097	10098	10099	10100	10101	10102	10103	10142	10143	10144	10145
					10146	10147	10148	10149	10150	10188	10189	10190	10191	10192	10193
					10194	10195	10196	10237	10238	10239	10240	10241	10242	10243	10244
					10245	10283	10284	10285	10286	10287	10288	10289	10290	10291	10330
					10331	10332	10333	10334	10335	10336	10337	10338	10376	10377	10378
					10379	10380	10381	10382	10383	10384	10423	10424	10425	10426	10427
					10428	10429	10430	10431	10469	10470	10471	10472	10473	10474	10475
					10476	10477	10516	10517	10518	10519	10520	10521	10522	10523	10524
					10562	10563	10564	10565	10566	10567	10568	10569	10570	10609	10610
					10611	10612	10613	10614	10615	10616	10617	10655	10656	10657	10658
					10659	10660	10661	10662	10663	10702	10703	10704	10705	10706	10707
					10708	10709	10710	10748	10749	10750	10751	10752	10753	10754	10755
					10756	10795	10796	10797	10798	10799	10800	10801	10802	10803	10841
					10842	10843	10844	10845	10846	10847	10848	10849	10888	10889	10890
					10891	10892	10893	10894	10895	10896	10934	10935	10936	10937	10938
					10939	10940	10941	10942	10983	10984	10985	10986	10987	10988	10989
					10990	10991	11029	11030	11031	11032	11033	11034	11035	11036	11037
					11076	11077	11078	11079	11080	11081	11082	11083	11084	11122	11123
					11124	11125	11126	11127	11128	11129	11130	11169	11170	11171	11172

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
					11173	11174	11175	11176	11177	11215	11216	11217	11218	11219	11220
					11221	11222	11223	11262	11263	11264	11265	11266	11267	11268	11269
					11270	11308	11309	11310	11311	11312	11313	11314	11315	11316	11355
					11356	11357	11358	11359	11360	11361	11362	11363	11401	11402	11403
					11404	11405	11406	11407	11408	11409	11448	11449	11450	11451	11452
					11453	11454	11455	11456	11494	11495	11496	11497	11498	11499	11500
					11501	11502	11541	11542	11543	11544	11545	11546	11547	11548	11549
					11587	11588	11589	11590	11591	11592	11593	11594	11595	11634	11635
					11636	11637	11638	11639	11640	11641	11642	11680	11681	11682	11683
					11684	11685	11686	11687	11688	11729	11730	11731	11732	11733	11734
					11735	11736	11737	11775	11776	11777	11778	11779	11780	11781	11782
					11783	11822	11823	11824	11825	11826	11827	11828	11829	11830	11868
					11869	11870	11871	11872	11873	11874	11875	11876	11915	11916	11917
					11918	11919	11920	11921	11922	11923	11961	11962	11963	11964	11965
					11966	11967	11968	11969	12008	12009	12010	12011	12012	12013	12014
					12015	12016	12054	12055	12056	12057	12058	12059	12060	12061	12062
					12101	12102	12103	12104	12105	12106	12107	12108	12109	12147	12148
					12149	12150	12151	12152	12153	12154	12155	12194	12195	12196	12197
					12198	12199	12200	12201	12202	12240	12241	12242	12243	12244	12245
					12246	12247	12248	12287	12288	12289	12290	12291	12292	12293	12294
					12295	12333	12334	12335	12336	12337	12338	12339	12340	12341	12380
					12381	12382	12383	12384	12385	12386	12387	12388	12426	12427	12428
					12429	12430	12431	12432	12433	12434	12475	12476	12477	12478	12479
					12480	12481	12482	12483	12521	12522	12523	12524	12525	12526	12527
					12528	12529	12568	12569	12570	12571	12572	12573	12574	12575	12576
					12614	12615	12616	12617	12618	12619	12620	12621	12622	12661	12662
					12663	12664	12665	12666	12667	12668	12669	12707	12708	12709	12710
					12711	12712	12713	12714	12715	12754	12755	12756	12757	12758	12759
					12760	12761	12762	12800	12801	12802	12803	12804	12805	12806	12807
					12808	12847	12848	12849	12850	12851	12852	12853	12854	12855	12893
					12894	12895	12896	12897	12898	12899	12900	12901	12940	12941	12942
					12943	12944	12945	12946	12947	12948	12986	12987	12988	12989	12990
					12991	12992	12993	12994	13033	13034	13035	13036	13037	13038	13039
					13040	13041	13079	13080	13081	13082	13083	13084	13085	13086	13087
					13126	13127	13128	13129	13130	13131	13132	13133	13134	13172	13173
					13174	13175	13176	13177	13178	13179	13180	13221	13222	13223	13224
					13225	13226	13227	13228	13229	13267	13268	13269	13270	13271	13272
					13273	13274	13275	13314	13315	13316	13317	13318	13319	13320	13321
					13322	13360	13361	13362	13363	13364	13365	13366	13367	13368	13407
					13408	13409	13410	13411	13412	13413	13414	13415	13453	13454	13455
					13456	13457	13458	13459	13460	13461	13500	13501	13502	13503	13504
					13505	13506	13507	13508	13546	13547	13548	13549	13550	13551	13552
					13553	13554	13593	13594	13595	13596	13597	13598	13599	13600	13601
					13639	13640	13641	13642	13643	13644	13645	13646	13647	13686	13687
					13688	13689	13690	13691	13692	13693	13694	13732	13733	13734	13735
					13736	13737	13738	13739	13740	13779	13780	13781	13782	13783	13784
					13785	13786	13787	13825	13826	13827	13828	13829	13830	13831	13832
					13833	13874	13875	13876	13877	13878	13879	13880	13881	13882	13920
					13921	13922	13923	13924	13925	13926	13927	13928	13967	13968	13969
					13970	13971	13972	13973	13974	13975	14013	14014	14015	14016	14017
					14018	14019	14020	14021	14060	14061	14062	14063	14064	14065	14066
					14067	14068	14106	14107	14108	14109	14110	14111	14112	14113	14114
					14153	14154	14155	14156	14157	14158	14159	14160	14161	14199	14200
					14201	14202	14203	14204	14205	14206	14207	14248	14249	14250	14251
					14252	14253	14254	14255	14256	14294	14295	14296	14297	14298	14299
					14300	14301	14302	14341	14342	14343	14344	14345	14346	14347	14348

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
					14349	14387	14388	14389	14390	14391	14392	14393	14394	14395	14434
					14435	14436	14437	14438	14439	14440	14441	14442	14480	14481	14482
					14483	14484	14485	14486	14487	14488	14527	14528	14529	14530	14531
					14532	14533	14534	14535	14573	14574	14575	14576	14577	14578	14579
					14580	14581	14622	14623	14624	14625	14626	14627	14628	14629	14630
					14668	14669	14670	14671	14672	14673	14674	14675	14676	14715	14716
					14717	14718	14719	14720	14721	14722	14723	14761	14762	14763	14764
					14765	14766	14767	14768	14769	14808	14809	14810	14811	14812	14813
					14814	14815	14816	14854	14855	14856	14857	14858	14859	14860	14861
					14862	14901	14902	14903	14904	14905	14906	14907	14908	14909	14947
					14948	14949	14950	14951	14952	14953	14954	14955	14994	14995	14996
					14997	14998	14999	15000	15001	15002	15040	15041	15042	15043	15044
					15045	15046	15047	15048	15089	15090	15091	15092	15093	15094	15095
					15096	15097	15135	15136	15137	15138	15139	15140	15141	15142	15143
					15182	15183	15184	15185	15186	15187	15188	15189	15190	15228	15229
					15230	15231	15232	15233	15234	15235	15236	15275	15276	15277	15278
					15279	15280	15281	15282	15283	15321	15322	15323	15324	15325	15326
					15327	15328	15329	15368	15369	15370	15371	15372	15373	15374	15375
					15376	15414	15415	15416	15417	15418	15419	15420	15421	15422	15461
					15462	15463	15464	15465	15466	15467	15468	15469	15507	15508	15509
					15510	15511	15512	15513	15514	15515	15556	15557	15558	15559	15560
					15561	15562	15563	15564	15602	15603	15604	15605	15606	15607	15608
					15609	15610	15649	15650	15651	15652	15653	15654	15655	15656	15657
					15695	15696	15697	15698	15699	15700	15701	15702	15703	15742	15743
					15744	15745	15746	15747	15748	15749	15750	15788	15789	15790	15791
					15792	15793	15794	15795	15796	15837	15838	15839	15840	15841	15842
					15843	15844	15845	15883	15884	15885	15886	15887	15888	15889	15890
					15891	15930	15931	15932	15933	15934	15935	15936	15937	15938	15976
					15977	15978	15979	15980	15981	15982	15983	15984	16023	16024	16025
					16026	16027	16028	16029	16030	16031	16069	16070	16071	16072	16073
					16074	16075	16076	16077	16118	16119	16120	16121	16122	16123	16124
					16125	16126	16164	16165	16166	16167	16168	16169	16170	16171	16172
					16211	16212	16213	16214	16215	16216	16217	16218	16219	16257	16258
					16259	16260	16261	16262	16263	16264	16265	16304	16305	16306	16307
					16308	16309	16310	16311	16312	16350	16351	16352	16353	16354	16355
					16356	16357	16358	16397	16398	16399	16400	16401	16402	16403	16404
					16405	16443	16444	16445	16446	16447	16448	16449	16450	16451	16490
					16491	16492	16493	16494	16495	16496	16497	16498	16536	16537	16538
					16539	16540	16541	16542	16543	16544	16585	16586	16587	16588	16589
					16590	16591	16592	16593	16631	16632	16633	16634	16635	16636	16637
					16638	16639	16678	16679	16680	16681	16682	16683	16684	16685	16686
					16724	16725	16726	16727	16728	16729	16730	16731	16732	16771	16772
					16773	16774	16775	16776	16777	16778	16779	16817	16818	16819	16820
					16821	16822	16823	16824	16825	16864	16865	16866	16867	16868	16869
					16870	16871	16872	16910	16911	16912	16913	16914	16915	16916	16917
					16918	16957	16958	16959	16960	16961	16962	16963	16964	16965	17003
					17004	17005	17006	17007	17008	17009	17010	17011	17052	17053	17054
					17055	17056	17057	17058	17059	17060	17098	17099	17100	17101	17102
					17103	17104	17105	17106	17145	17146	17147	17148	17149	17150	17151
					17152	17153	17191	17192	17193	17194	17195	17196	17197	17198	17199
					17238	17239	17240	17241	17242	17243	17244	17245	17246	17284	17285
					17286	17287	17288	17289	17290	17291	17292	17331	17332	17333	17334
					17335	17336	17337	17338	17339	17377	17378	17379	17380	17381	17382
					17383	17384	17385	17426	17427	17428	17429	17430	17431	17432	17433
					17434	17472	17473	17474	17475	17476	17477	17478	17479	17480	17519
					17520	17521	17522	17523	17524	17525	17526	17527	17565	17566	17567

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
					17568	17569	17570	17571	17572	17573	17612	17613	17614	17615	17616
					17617	17618	17619	17620	17658	17659	17660	17661	17662	17663	17664
					17665	17666	17705	17706	17707	17708	17709	17710	17711	17712	17713
					17751	17752	17753	17754	17755	17756	17757	17758	17759	17800	17801
					17802	17803	17804	17805	17806	17807	17808	17846	17847	17848	17849
					17850	17851	17852	17853	17854	17893	17894	17895	17896	17897	17898
					17899	17900	17901	17939	17940	17941	17942	17943	17944	17945	17946
					17947	17986	17987	17988	17989	17990	17991	17992	17993	17994	18032
					18033	18034	18035	18036	18037	18038	18039	18040	18079	18080	18081
					18082	18083	18084	18085	18086	18087	18125	18126	18127	18128	18129
					18130	18131	18132	18133	18172	18173	18174	18175	18176	18177	18178
					18179	18180	18218	18219	18220	18221	18222	18223	18224	18225	18226
					18265	18266	18267	18268	18269	18270	18271	18272	18273	18311	18312
					18313	18314	18315	18316	18317	18318	18319	18360	18361	18362	18363
					18364	18365	18366	18367	18368	18406	18407	18408	18409	18410	18411
					18412	18413	18414	18453	18454	18455	18456	18457	18458	18459	18460
					18461	18499	18500	18501	18502	18503	18504	18505	18506	18507	18546
					18547	18548	18549	18550	18551	18552	18553	18554	18592	18593	18594
					18595	18596	18597	18598	18599	18600	18639	18640	18641	18642	18643
					18644	18645	18646	18647	18685	18686	18687	18688	18689	18690	18691
					18692	18693	18732	18733	18734	18735	18736	18737	18738	18739	18740
					18778	18779	18780	18781	18782	18783	18784	18785	18786	18825	18826
					18827	18828	18829	18830	18831	18832	18833	18871	18872	18873	18874
					18875	18876	18877	18878	18879	18918	18919	18920	18921	18922	18923
					18924	18925	18926	18964	18965	18966	18967	18968	18969	18970	18971
					18972	19011	19012	19013	19014	19015	19016	19017	19018	19019	19057
					19058	19059	19060	19061	19062	19063	19064	19065	19106	19107	19108
					19109	19110	19111	19112	19113	19114	19152	19153	19154	19155	19156
					19157	19158	19159	19160	19199	19200	19201	19202	19203	19204	19205
					19206	19207	19245	19246	19247	19248	19249	19250	19251	19252	19253
					19292	19293	19294	19295	19296	19297	19298	19299	19300	19338	19339
					19340	19341	19342	19343	19344	19345	19346	19385	19386	19387	19388
					19389	19390	19391	19392	19393	19431	19432	19433	19434	19435	19436
					19437	19438	19439	19478	19479	19480	19481	19482	19483	19484	19485
					19486	19524	19525	19526	19527	19528	19529	19530	19531	19532	19571
					19572	19573	19574	19575	19576	19577	19578	19579	19617	19618	19619
					19620	19621	19622	19623	19624	19625	19664	19665	19666	19667	19668
					19669	19670	19671	19672	19710	19711	19712	19713	19714	19715	19716
					19717	19718	19757	19758	19759	19760	19761	19762	19763	19764	19765
					19803	19804	19805	19806	19807	19808	19809	19810	19811	19852	19853
					19854	19855	19856	19857	19858	19859	19860	19898	19899	19900	19901
					19902	19903	19904	19905	19906	19945	19946	19947	19948	19949	19950
					19951	19952	19953	19991	19992	19993	19994	19995	19996	19997	19998
					19999	20038	20039	20040	20041	20042	20043	20044	20045	20046	20084
					20085	20086	20087	20088	20089	20090	20091	20092	20131	20132	20133
					20134	20135	20136	20137	20138	20139	20177	20178	20179	20180	20181
					20182	20183	20184	20185	20224	20225	20226	20227	20228	20229	20230
					20231	20232	20270	20271	20272	20273	20274	20275	20276	20277	20278
					20317	20318	20319	20320	20321	20322	20323	20324	20325	20363	20364
					20365	20366	20367	20368	20369	20370	20371	20410	20411	20412	20413
					20414	20415	20416	20417	20418	20456	20457	20458	20459	20460	20461
					20462	20463	20464	20503	20504	20505	20506	20507	20508	20509	20510
					20511	20549	20550	20551	20552	20553	20554	20555	20556	20557	20598
					20599	20600	20601	20602	20603	20604	20605	20606	20644	20645	20646
					20647	20648	20649	20650	20651	20652	20691	20692	20693	20694	20695
					20696	20697	20698	20699	20737	20738	20739	20740	20741	20742	20743

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
					20744	20745	20784	20785	20786	20787	20788	20789	20790	20791	20792
					20830	20831	20832	20833	20834	20835	20836	20837	20838	20877	20878
					20879	20880	20881	20882	20883	20884	20885	20923	20924	20925	20926
					20927	20928	20929	20930	20931	20970	20971	20972	20973	20974	20975
					20976	20977	20978	21016	21017	21018	21019	21020	21021	21022	21023
					21024	21063	21064	21065	21066	21067	21068	21069	21070	21071	21109
					21110	21111	21112	21113	21114	21115	21116	21117	21156	21157	21158
					21159	21160	21161	21162	21163	21164	21202	21203	21204	21205	21206
					21207	21208	21209	21210	21249	21250	21251	21252	21253	21254	21255
					21256	21257	21295	21296	21297	21298	21299	21300	21301	21302	21303
					21344	21345	21346	21347	21348	21349	21350	21351	21352	21390	21391
					21392	21393	21394	21395	21396	21397	21398	21437	21438	21439	21440
					21441	21442	21443	21444	21445	21483	21484	21485	21486	21487	21488
					21489	21490	21491	21530	21531	21532	21533	21534	21535	21536	21537
					21538	21576	21577	21578	21579	21580	21581	21582	21583	21584	21623
					21624	21625	21626	21627	21628	21629	21630	21631	21669	21670	21671
					21672	21673	21674	21675	21676	21677	21716	21717	21718	21719	21720
					21721	21722	21723	21724	21762	21763	21764	21765	21766	21767	21768
					21769	21770	21809	21810	21811	21812	21813	21814	21815	21816	21817
					21855	21856	21857	21858	21859	21860	21861	21862	21863	21902	21903
					21904	21905	21906	21907	21908	21909	21910	21948	21949	21950	21951
					21952	21953	21954	21955	21956	21995	21996	21997	21998	21999	22000
					22001	22002	22003	22041	22042	22043	22044	22045	22046	22047	22048
					22049	22090	22091	22092	22093	22094	22095	22096	22097	22098	22136
					22137	22138	22139	22140	22141	22142	22143	22144	22183	22184	22185
					22186	22187	22188	22189	22190	22191	22229	22230	22231	22232	22233
					22234	22235	22236	22237	22276	22277	22278	22279	22280	22281	22282
					22283	22284	22322	22323	22324	22325	22326	22327	22328	22329	22330
					22369	22370	22371	22372	22373	22374	22375	22376	22377	22415	22416
					22417	22418	22419	22420	22421	22422	22423	22462	22463	22464	22465
					22466	22467	22468	22469	22470	22508	22509	22510	22511	22512	22513
					22514	22515	22516	22555	22556	22557	22558	22559	22560	22561	22562
					22563	22601	22602	22603	22604	22605	22606	22607	22608	22609	22648
					22649	22650	22651	22652	22653	22654	22655	22656	22694	22695	22696
					22697	22698	22699	22700	22701	22702	22741	22742	22743	22744	22745
					22746	22747	22748	22749	22787	22788	22789	22790	22791	22792	22793
					22794	22795	22836	22837	22838	22839	22840	22841	22842	22843	22844
					22882	22883	22884	22885	22886	22887	22888	22889	22890	22929	22930
					22931	22932	22933	22934	22935	22936	22937	22975	22976	22977	22978
					22979	22980	22981	22982	22983	23022	23023	23024	23025	23026	23027
					23028	23029	23030	23068	23069	23070	23071	23072	23073	23074	23075
					23076	23117	23118	23119	23120	23121	23122	23123	23124	23125	23163
					23164	23165	23166	23167	23168	23169	23170	23171	23210	23211	23212
					23213	23214	23215	23216	23217	23218	23256	23257	23258	23259	23260
					23261	23262	23263	23264	23303	23304	23305	23306	23307	23308	23309
					23310	23311	23349	23350	23351	23352	23353	23354	23355	23356	23357
					23396	23397	23398	23399	23400	23401	23402	23403	23404	23442	23443
					23444	23445	23446	23447	23448	23449	23450	23489	23490	23491	23492
					23493	23494	23495	23496	23497	23535	23536	23537	23538	23539	23540
					23541	23542	23543	23584	23585	23586	23587	23588	23589	23590	23591
					23592	23630	23631	23632	23633	23634	23635	23636	23637	23638	23677
					23678	23679	23680	23681	23682	23683	23684	23685	23723	23724	23725
					23726	23727	23728	23729	23730	23731	23770	23771	23772	23773	23774
					23775	23776	23777	23778	23816	23817	23818	23819	23820	23821	23822
					23823	23824	23863	23864	23865	23866	23867	23868	23869	23870	23871
					23909	23910	23911	23912	23913	23914	23915	23916	23917	23956	23957

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES											
					23958	23959	23960	23961	23962	23963	23964	24002	24003	24004	24005	
					24006	24007	24008	24009	24010	24050	24051	24052	24053	24054	24055	
					24056	24057	24058	24096	24097	24098	24099	24100	24101	24102	24103	
					24104	24144	24145	24146	24147	24148	24149	24150	24151	24152	24190	
					24191	24192	24193	24194	24195	24196	24197	24198	24237	24238	24239	
					24240	24241	24242	24243	24244	24245	24283	24284	24285	24286	24287	
					24288	24289	24290	24291	24331	24332	24333	24334	24335	24336	24337	
					24338	24339	24377	24378	24379	24380	24381	24382	24383	24384	24385	
					24424	24425	24426	24427	24428	24429	24430	24431	24432	24470	24471	
					24472	24473	24474	24475	24476	24477	24478					
R10	U	0000000A	1	25041	175	184	185									
R11	U	0000000B	1	25042	242	243	603	649	696	742	789	835	884	930	977	
					1023	1070	1116	1165	1211	1258	1304	1351	1397	1446	1492	
					1539	1585	1632	1678	1725	1771	1818	1864	1919	1965	2014	
					2060	2107	2153	2200	2246	2293	2339	2388	2434	2481	2527	
					2574	2620	2667	2713	2762	2808	2855	2901	2948	2994	3043	
					3089	3136	3182	3229	3275	3324	3370	3417	3463	3510	3556	
					3603	3649	3696	3742	3791	3837	3884	3930	3977	4023	4070	
					4116	4163	4209	4258	4304	4351	4397	4444	4490	4539	4585	
					4632	4678	4725	4771	4820	4866	4913	4959	5006	5052	5099	
					5145	5194	5240	5287	5333	5380	5426	5473	5519	5568	5614	
					5661	5707	5762	5808	5855	5901	5948	5994	6041	6087	6134	
					6180	6229	6275	6322	6368	6415	6461	6510	6556	6603	6649	
					6696	6742	6791	6837	6884	6930	6977	7023	7083	7129	7176	
					7222	7269	7315	7362	7408	7455	7501	7550	7596	7643	7689	
					7736	7782	7829	7875	7922	7968	8017	8063	8110	8156	8203	
					8249	8296	8342	8389	8435	8484	8530	8577	8623	8670	8716	
					8765	8811	8858	8904	8951	8997	9044	9090	9137	9183	9230	
					9276	9323	9369	9416	9462	9511	9557	9604	9650	9697	9743	
					9790	9836	9883	9929	9976	10022	10069	10115	10162	10208	10257	
					10303	10350	10396	10443	10489	10536	10582	10629	10675	10722	10768	
					10815	10861	10908	10954	11003	11049	11096	11142	11189	11235	11282	
					11328	11375	11421	11468	11514	11561	11607	11654	11700	11749	11795	
					11842	11888	11935	11981	12028	12074	12121	12167	12214	12260	12307	
					12353	12400	12446	12495	12541	12588	12634	12681	12727	12774	12820	
					12867	12913	12960	13006	13053	13099	13146	13192	13241	13287	13334	
					13380	13427	13473	13520	13566	13613	13659	13706	13752	13799	13845	
					13894	13940	13987	14033	14080	14126	14173	14219	14268	14314	14361	
					14407	14454	14500	14547	14593	14642	14688	14735	14781	14828	14874	
					14921	14967	15014	15060	15109	15155	15202	15248	15295	15341	15388	
					15434	15481	15527	15576	15622	15669	15715	15762	15808	15857	15903	
					15950	15996	16043	16089	16138	16184	16231	16277	16324	16370	16417	
					16463	16510	16556	16605	16651	16698	16744	16791	16837	16884	16930	
					16977	17023	17072	17118	17165	17211	17258	17304	17351	17397	17446	
					17492	17539	17585	17632	17678	17725	17771	17820	17866	17913	17959	
					18006	18052	18099	18145	18192	18238	18285	18331	18380	18426	18473	
					18519	18566	18612	18659	18705	18752	18798	18845	18891	18938	18984	
					19031	19077	19126	19172	19219	19265	19312	19358	19405	19451	19498	
					19544	19591	19637	19684	19730	19777	19823	19872	19918	19965	20011	
					20058	20104	20151	20197	20244	20290	20337	20383	20430	20476	20523	
					20569	20618	20664	20711	20757	20804	20850	20897	20943	20990	21036	
					21083	21129	21176	21222	21269	21315	21364	21410	21457	21503	21550	
					21596	21643	21689	21736	21782	21829	21875	21922	21968	22015	22061	
					22110	22156	22203	22249	22296	22342	22389	22435	22482	22528	22575	
					22621	22668	22714	22761	22807	22856	22902	22949	22995	23042	23088	
					23137	23183	23230	23276	23323	23369	23416	23462	23509	23555	23604	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
R12 R13 R14 R15 R2	U	0000000C 0000000D 0000000E 0000000F 00000002	1	25043 25044 25045 25046 25033	23650	23697	23743	23790	23836	23883	23929	23976	24022	24070	24116
					24164	24210	24257	24303	24351	24397	24444	24490			
					229	232	249	267							
R3 R4 R5	U U U	00000003 00000004 00000005	1 1 1	25034 25035 25036											
					232	233	236	284	310	567	605	613	651	660	698
					706	744	753	791	799	837	848	886	894	932	941
					979	987	1025	1034	1072	1080	1118	1129	1167	1175	1213
					1222	1260	1268	1306	1315	1353	1361	1399	1410	1448	1456
					1494	1503	1541	1549	1587	1596	1634	1642	1680	1689	1727
					1735	1773	1782	1820	1828	1866	1883	1921	1929	1967	1978
					2016	2024	2062	2071	2109	2117	2155	2164	2202	2210	2248
					2257	2295	2303	2341	2352	2390	2398	2436	2445	2483	2491
					2529	2538	2576	2584	2622	2631	2669	2677	2715	2726	2764
					2772	2810	2819	2857	2865	2903	2912	2950	2958	2996	3007
					3045	3053	3091	3100	3138	3146	3184	3193	3231	3239	3277
					3288	3326	3334	3372	3381	3419	3427	3465	3474	3512	3520
					3558	3567	3605	3613	3651	3660	3698	3706	3744	3755	3793
					3801	3839	3848	3886	3894	3932	3941	3979	3987	4025	4034
					4072	4080	4118	4127	4165	4173	4211	4222	4260	4268	4306
					4315	4353	4361	4399	4408	4446	4454	4492	4503	4541	4549
					4587	4596	4634	4642	4680	4689	4727	4735	4773	4784	4822
					4830	4868	4877	4915	4923	4961	4970	5008	5016	5054	5063
					5101	5109	5147	5158	5196	5204	5242	5251	5289	5297	5335
					5344	5382	5390	5428	5437	5475	5483	5521	5532	5570	5578
					5616	5625	5663	5671	5709	5726	5764	5772	5810	5819	5857
					5865	5903	5912	5950	5958	5996	6005	6043	6051	6089	6098
					6136	6144	6182	6193	6231	6239	6277	6286	6324	6332	6370
					6379	6417	6425	6463	6474	6512	6520	6558	6567	6605	6613
					6651	6660	6698	6706	6744	6755	6793	6801	6839	6848	6886
					6894	6932	6941	6979	6987	7025	7047	7085	7093	7131	7140
					7178	7186	7224	7233	7271	7279	7317	7326	7364	7372	7410
					7419	7457	7465	7503	7514	7552	7560	7598	7607	7645	7653
					7691	7700	7738	7746	7784	7793	7831	7839	7877	7886	7924
					7932	7970	7981	8019	8027	8065	8074	8112	8120	8158	8167
					8205	8213	8251	8260	8298	8306	8344	8353	8391	8399	8437
					8448	8486	8494	8532	8541	8579	8587	8625	8634	8672	8680
					8718	8729	8767	8775	8813	8822	8860	8868	8906	8915	8953
					8961	8999	9008	9046	9054	9092	9101	9139	9147	9185	9194
					9232	9240	9278	9287	9325	9333	9371	9380	9418	9426	9464
					9475	9513	9521	9559	9568	9606	9614	9652	9661	9699	9707
					9745	9754	9792	9800	9838	9847	9885	9893	9931	9940	9978
					9986	10024	10033	10071	10079	10117	10126	10164	10172	10210	10221
					10259	10267	10305	10314	10352	10360	10398	10407	10445	10453	10491
					10500	10538	10546	10584	10593	10631	10639	10677	10686	10724	10732
					10770	10779	10817	10825	10863	10872	10910	10918	10956	10967	11005
					11013	11051	11060	11098	11106	11144	11153	11191	11199	11237	11246
					11284	11292	11330	11339	11377	11385	11423	11432	11470	11478	11516
					11525	11563	11571	11609	11618	11656	11664	11702	11713	11751	11759
					11797	11806	11844	11852	11890	11899	11937	11945	11983	11992	12030
					12038	12076	12085	12123	12131	12169	12178	12216	12224	12262	12271

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE102	F	00006030	4	5334	5303	5304	5305	5307	
RE103	F	000060F8	4	5381	5350	5351	5352	5354	
RE104	F	000061C0	4	5427	5396	5397	5398	5400	
RE105	F	00006288	4	5474	5443	5444	5445	5447	
RE106	F	00006350	4	5520	5489	5490	5491	5493	
RE107	F	00006418	4	5569	5538	5539	5540	5542	
RE108	F	000064E0	4	5615	5584	5585	5586	5588	
RE109	F	000065A8	4	5662	5631	5632	5633	5635	
RE11	F	00001918	4	1071	1040	1041	1042	1044	
RE110	F	00006670	4	5708	5677	5678	5679	5681	
RE111	F	00006738	4	5763	5732	5733	5734	5736	
RE112	F	00006800	4	5809	5778	5779	5780	5782	
RE113	F	000068C8	4	5856	5825	5826	5827	5829	
RE114	F	00006990	4	5902	5871	5872	5873	5875	
RE115	F	00006A58	4	5949	5918	5919	5920	5922	
RE116	F	00006B20	4	5995	5964	5965	5966	5968	
RE117	F	00006BE8	4	6042	6011	6012	6013	6015	
RE118	F	00006CB0	4	6088	6057	6058	6059	6061	
RE119	F	00006D78	4	6135	6104	6105	6106	6108	
RE12	F	000019E0	4	1117	1086	1087	1088	1090	
RE120	F	00006E40	4	6181	6150	6151	6152	6154	
RE121	F	00006F08	4	6230	6199	6200	6201	6203	
RE122	F	00006FD0	4	6276	6245	6246	6247	6249	
RE123	F	00007098	4	6323	6292	6293	6294	6296	
RE124	F	00007160	4	6369	6338	6339	6340	6342	
RE125	F	00007228	4	6416	6385	6386	6387	6389	
RE126	F	000072F0	4	6462	6431	6432	6433	6435	
RE127	F	000073B8	4	6511	6480	6481	6482	6484	
RE128	F	00007480	4	6557	6526	6527	6528	6530	
RE129	F	00007548	4	6604	6573	6574	6575	6577	
RE13	F	00001AA8	4	1166	1135	1136	1137	1139	
RE130	F	00007610	4	6650	6619	6620	6621	6623	
RE131	F	000076D8	4	6697	6666	6667	6668	6670	
RE132	F	000077A0	4	6743	6712	6713	6714	6716	
RE133	F	00007868	4	6792	6761	6762	6763	6765	
RE134	F	00007930	4	6838	6807	6808	6809	6811	
RE135	F	000079F8	4	6885	6854	6855	6856	6858	
RE136	F	00007AC0	4	6931	6900	6901	6902	6904	
RE137	F	00007B88	4	6978	6947	6948	6949	6951	
RE138	F	00007C50	4	7024	6993	6994	6995	6997	
RE139	F	00007D18	4	7084	7053	7054	7055	7057	
RE14	F	00001B70	4	1212	1181	1182	1183	1185	
RE140	F	00007DE0	4	7130	7099	7100	7101	7103	
RE141	F	00007EA8	4	7177	7146	7147	7148	7150	
RE142	F	00007F70	4	7223	7192	7193	7194	7196	
RE143	F	00008038	4	7270	7239	7240	7241	7243	
RE144	F	00008100	4	7316	7285	7286	7287	7289	
RE145	F	000081C8	4	7363	7332	7333	7334	7336	
RE146	F	00008290	4	7409	7378	7379	7380	7382	
RE147	F	00008358	4	7456	7425	7426	7427	7429	
RE148	F	00008420	4	7502	7471	7472	7473	7475	
RE149	F	000084E8	4	7551	7520	7521	7522	7524	
RE15	F	00001C38	4	1259	1228	1229	1230	1232	
RE150	F	000085B0	4	7597	7566	7567	7568	7570	
RE151	F	00008678	4	7644	7613	7614	7615	7617	
RE152	F	00008740	4	7690	7659	7660	7661	7663	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE153	F	00008808	4	7737	7706	7707	7708	7710	
RE154	F	000088D0	4	7783	7752	7753	7754	7756	
RE155	F	00008998	4	7830	7799	7800	7801	7803	
RE156	F	00008A60	4	7876	7845	7846	7847	7849	
RE157	F	00008B28	4	7923	7892	7893	7894	7896	
RE158	F	00008BF0	4	7969	7938	7939	7940	7942	
RE159	F	00008CB8	4	8018	7987	7988	7989	7991	
RE16	F	00001D00	4	1305	1274	1275	1276	1278	
RE160	F	00008D80	4	8064	8033	8034	8035	8037	
RE161	F	00008E48	4	8111	8080	8081	8082	8084	
RE162	F	00008F10	4	8157	8126	8127	8128	8130	
RE163	F	00008FD8	4	8204	8173	8174	8175	8177	
RE164	F	000090A0	4	8250	8219	8220	8221	8223	
RE165	F	00009168	4	8297	8266	8267	8268	8270	
RE166	F	00009230	4	8343	8312	8313	8314	8316	
RE167	F	000092F8	4	8390	8359	8360	8361	8363	
RE168	F	000093C0	4	8436	8405	8406	8407	8409	
RE169	F	00009488	4	8485	8454	8455	8456	8458	
RE17	F	00001DC8	4	1352	1321	1322	1323	1325	
RE170	F	00009550	4	8531	8500	8501	8502	8504	
RE171	F	00009618	4	8578	8547	8548	8549	8551	
RE172	F	000096E0	4	8624	8593	8594	8595	8597	
RE173	F	000097A8	4	8671	8640	8641	8642	8644	
RE174	F	00009870	4	8717	8686	8687	8688	8690	
RE175	F	00009938	4	8766	8735	8736	8737	8739	
RE176	F	00009A00	4	8812	8781	8782	8783	8785	
RE177	F	00009AC8	4	8859	8828	8829	8830	8832	
RE178	F	00009B90	4	8905	8874	8875	8876	8878	
RE179	F	00009C58	4	8952	8921	8922	8923	8925	
RE18	F	00001E90	4	1398	1367	1368	1369	1371	
RE180	F	00009D20	4	8998	8967	8968	8969	8971	
RE181	F	00009DE8	4	9045	9014	9015	9016	9018	
RE182	F	00009EB0	4	9091	9060	9061	9062	9064	
RE183	F	00009F78	4	9138	9107	9108	9109	9111	
RE184	F	0000A040	4	9184	9153	9154	9155	9157	
RE185	F	0000A108	4	9231	9200	9201	9202	9204	
RE186	F	0000A1D0	4	9277	9246	9247	9248	9250	
RE187	F	0000A298	4	9324	9293	9294	9295	9297	
RE188	F	0000A360	4	9370	9339	9340	9341	9343	
RE189	F	0000A428	4	9417	9386	9387	9388	9390	
RE19	F	00001F58	4	1447	1416	1417	1418	1420	
RE190	F	0000A4F0	4	9463	9432	9433	9434	9436	
RE191	F	0000A5B8	4	9512	9481	9482	9483	9485	
RE192	F	0000A680	4	9558	9527	9528	9529	9531	
RE193	F	0000A748	4	9605	9574	9575	9576	9578	
RE194	F	0000A810	4	9651	9620	9621	9622	9624	
RE195	F	0000A8D8	4	9698	9667	9668	9669	9671	
RE196	F	0000A9A0	4	9744	9713	9714	9715	9717	
RE197	F	0000AA68	4	9791	9760	9761	9762	9764	
RE198	F	0000AB30	4	9837	9806	9807	9808	9810	
RE199	F	0000ABF8	4	9884	9853	9854	9855	9857	
RE2	F	00001210	4	650	619	620	621	623	
RE20	F	00002020	4	1493	1462	1463	1464	1466	
RE200	F	0000ACC0	4	9930	9899	9900	9901	9903	
RE201	F	0000AD88	4	9977	9946	9947	9948	9950	
RE202	F	0000AE50	4	10023	9992	9993	9994	9996	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE203	F	0000AF18	4	10070	10039	10040	10041	10043	
RE204	F	0000AFE0	4	10116	10085	10086	10087	10089	
RE205	F	0000B0A8	4	10163	10132	10133	10134	10136	
RE206	F	0000B170	4	10209	10178	10179	10180	10182	
RE207	F	0000B238	4	10258	10227	10228	10229	10231	
RE208	F	0000B300	4	10304	10273	10274	10275	10277	
RE209	F	0000B3C8	4	10351	10320	10321	10322	10324	
RE21	F	000020E8	4	1540	1509	1510	1511	1513	
RE210	F	0000B490	4	10397	10366	10367	10368	10370	
RE211	F	0000B558	4	10444	10413	10414	10415	10417	
RE212	F	0000B620	4	10490	10459	10460	10461	10463	
RE213	F	0000B6E8	4	10537	10506	10507	10508	10510	
RE214	F	0000B7B0	4	10583	10552	10553	10554	10556	
RE215	F	0000B878	4	10630	10599	10600	10601	10603	
RE216	F	0000B940	4	10676	10645	10646	10647	10649	
RE217	F	0000BA08	4	10723	10692	10693	10694	10696	
RE218	F	0000BAD0	4	10769	10738	10739	10740	10742	
RE219	F	0000BB98	4	10816	10785	10786	10787	10789	
RE22	F	000021B0	4	1586	1555	1556	1557	1559	
RE220	F	0000BC60	4	10862	10831	10832	10833	10835	
RE221	F	0000BD28	4	10909	10878	10879	10880	10882	
RE222	F	0000BDF0	4	10955	10924	10925	10926	10928	
RE223	F	0000BEB8	4	11004	10973	10974	10975	10977	
RE224	F	0000BF80	4	11050	11019	11020	11021	11023	
RE225	F	0000C048	4	11097	11066	11067	11068	11070	
RE226	F	0000C110	4	11143	11112	11113	11114	11116	
RE227	F	0000C1D8	4	11190	11159	11160	11161	11163	
RE228	F	0000C2A0	4	11236	11205	11206	11207	11209	
RE229	F	0000C368	4	11283	11252	11253	11254	11256	
RE23	F	00002278	4	1633	1602	1603	1604	1606	
RE230	F	0000C430	4	11329	11298	11299	11300	11302	
RE231	F	0000C4F8	4	11376	11345	11346	11347	11349	
RE232	F	0000C5C0	4	11422	11391	11392	11393	11395	
RE233	F	0000C688	4	11469	11438	11439	11440	11442	
RE234	F	0000C750	4	11515	11484	11485	11486	11488	
RE235	F	0000C818	4	11562	11531	11532	11533	11535	
RE236	F	0000C8E0	4	11608	11577	11578	11579	11581	
RE237	F	0000C9A8	4	11655	11624	11625	11626	11628	
RE238	F	0000CA70	4	11701	11670	11671	11672	11674	
RE239	F	0000CB38	4	11750	11719	11720	11721	11723	
RE24	F	00002340	4	1679	1648	1649	1650	1652	
RE240	F	0000CC00	4	11796	11765	11766	11767	11769	
RE241	F	0000CCC8	4	11843	11812	11813	11814	11816	
RE242	F	0000CD90	4	11889	11858	11859	11860	11862	
RE243	F	0000CE58	4	11936	11905	11906	11907	11909	
RE244	F	0000CF20	4	11982	11951	11952	11953	11955	
RE245	F	0000CFE8	4	12029	11998	11999	12000	12002	
RE246	F	0000D0B0	4	12075	12044	12045	12046	12048	
RE247	F	0000D178	4	12122	12091	12092	12093	12095	
RE248	F	0000D240	4	12168	12137	12138	12139	12141	
RE249	F	0000D308	4	12215	12184	12185	12186	12188	
RE25	F	00002408	4	1726	1695	1696	1697	1699	
RE250	F	0000D3D0	4	12261	12230	12231	12232	12234	
RE251	F	0000D498	4	12308	12277	12278	12279	12281	
RE252	F	0000D560	4	12354	12323	12324	12325	12327	
RE253	F	0000D628	4	12401	12370	12371	12372	12374	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE254	F	0000D6F0	4	12447	12416	12417	12418	12420	
RE255	F	0000D7B8	4	12496	12465	12466	12467	12469	
RE256	F	0000D880	4	12542	12511	12512	12513	12515	
RE257	F	0000D948	4	12589	12558	12559	12560	12562	
RE258	F	0000DA10	4	12635	12604	12605	12606	12608	
RE259	F	0000DAD8	4	12682	12651	12652	12653	12655	
RE26	F	000024D0	4	1772	1741	1742	1743	1745	
RE260	F	0000DBA0	4	12728	12697	12698	12699	12701	
RE261	F	0000DC68	4	12775	12744	12745	12746	12748	
RE262	F	0000DD30	4	12821	12790	12791	12792	12794	
RE263	F	0000DDF8	4	12868	12837	12838	12839	12841	
RE264	F	0000DEC0	4	12914	12883	12884	12885	12887	
RE265	F	0000DF88	4	12961	12930	12931	12932	12934	
RE266	F	0000E050	4	13007	12976	12977	12978	12980	
RE267	F	0000E118	4	13054	13023	13024	13025	13027	
RE268	F	0000E1E0	4	13100	13069	13070	13071	13073	
RE269	F	0000E2A8	4	13147	13116	13117	13118	13120	
RE27	F	00002598	4	1819	1788	1789	1790	1792	
RE270	F	0000E370	4	13193	13162	13163	13164	13166	
RE271	F	0000E438	4	13242	13211	13212	13213	13215	
RE272	F	0000E500	4	13288	13257	13258	13259	13261	
RE273	F	0000E5C8	4	13335	13304	13305	13306	13308	
RE274	F	0000E690	4	13381	13350	13351	13352	13354	
RE275	F	0000E758	4	13428	13397	13398	13399	13401	
RE276	F	0000E820	4	13474	13443	13444	13445	13447	
RE277	F	0000E8E8	4	13521	13490	13491	13492	13494	
RE278	F	0000E9B0	4	13567	13536	13537	13538	13540	
RE279	F	0000EA78	4	13614	13583	13584	13585	13587	
RE28	F	00002660	4	1865	1834	1835	1836	1838	
RE280	F	0000EB40	4	13660	13629	13630	13631	13633	
RE281	F	0000EC08	4	13707	13676	13677	13678	13680	
RE282	F	0000ECD0	4	13753	13722	13723	13724	13726	
RE283	F	0000ED98	4	13800	13769	13770	13771	13773	
RE284	F	0000EE60	4	13846	13815	13816	13817	13819	
RE285	F	0000EF28	4	13895	13864	13865	13866	13868	
RE286	F	0000EFF0	4	13941	13910	13911	13912	13914	
RE287	F	0000F0B8	4	13988	13957	13958	13959	13961	
RE288	F	0000F180	4	14034	14003	14004	14005	14007	
RE289	F	0000F248	4	14081	14050	14051	14052	14054	
RE29	F	00002728	4	1920	1889	1890	1891	1893	
RE290	F	0000F310	4	14127	14096	14097	14098	14100	
RE291	F	0000F3D8	4	14174	14143	14144	14145	14147	
RE292	F	0000F4A0	4	14220	14189	14190	14191	14193	
RE293	F	0000F568	4	14269	14238	14239	14240	14242	
RE294	F	0000F630	4	14315	14284	14285	14286	14288	
RE295	F	0000F6F8	4	14362	14331	14332	14333	14335	
RE296	F	0000F7C0	4	14408	14377	14378	14379	14381	
RE297	F	0000F888	4	14455	14424	14425	14426	14428	
RE298	F	0000F950	4	14501	14470	14471	14472	14474	
RE299	F	0000FA18	4	14548	14517	14518	14519	14521	
RE3	F	000012D8	4	697	666	667	668	670	
RE30	F	000027F0	4	1966	1935	1936	1937	1939	
RE300	F	0000FAE0	4	14594	14563	14564	14565	14567	
RE301	F	0000FBA8	4	14643	14612	14613	14614	14616	
RE302	F	0000FC70	4	14689	14658	14659	14660	14662	
RE303	F	0000FD38	4	14736	14705	14706	14707	14709	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE304	F	0000FE00	4	14782	14751	14752	14753	14755	
RE305	F	0000FEC8	4	14829	14798	14799	14800	14802	
RE306	F	0000FF90	4	14875	14844	14845	14846	14848	
RE307	F	00010058	4	14922	14891	14892	14893	14895	
RE308	F	00010120	4	14968	14937	14938	14939	14941	
RE309	F	000101E8	4	15015	14984	14985	14986	14988	
RE31	F	000028B8	4	2015	1984	1985	1986	1988	
RE310	F	000102B0	4	15061	15030	15031	15032	15034	
RE311	F	00010378	4	15110	15079	15080	15081	15083	
RE312	F	00010440	4	15156	15125	15126	15127	15129	
RE313	F	00010508	4	15203	15172	15173	15174	15176	
RE314	F	000105D0	4	15249	15218	15219	15220	15222	
RE315	F	00010698	4	15296	15265	15266	15267	15269	
RE316	F	00010760	4	15342	15311	15312	15313	15315	
RE317	F	00010828	4	15389	15358	15359	15360	15362	
RE318	F	000108F0	4	15435	15404	15405	15406	15408	
RE319	F	000109B8	4	15482	15451	15452	15453	15455	
RE32	F	00002980	4	2061	2030	2031	2032	2034	
RE320	F	00010A80	4	15528	15497	15498	15499	15501	
RE321	F	00010B48	4	15577	15546	15547	15548	15550	
RE322	F	00010C10	4	15623	15592	15593	15594	15596	
RE323	F	00010CD8	4	15670	15639	15640	15641	15643	
RE324	F	00010DA0	4	15716	15685	15686	15687	15689	
RE325	F	00010E68	4	15763	15732	15733	15734	15736	
RE326	F	00010F30	4	15809	15778	15779	15780	15782	
RE327	F	00010FF8	4	15858	15827	15828	15829	15831	
RE328	F	000110C0	4	15904	15873	15874	15875	15877	
RE329	F	00011188	4	15951	15920	15921	15922	15924	
RE33	F	00002A48	4	2108	2077	2078	2079	2081	
RE330	F	00011250	4	15997	15966	15967	15968	15970	
RE331	F	00011318	4	16044	16013	16014	16015	16017	
RE332	F	000113E0	4	16090	16059	16060	16061	16063	
RE333	F	000114A8	4	16139	16108	16109	16110	16112	
RE334	F	00011570	4	16185	16154	16155	16156	16158	
RE335	F	00011638	4	16232	16201	16202	16203	16205	
RE336	F	00011700	4	16278	16247	16248	16249	16251	
RE337	F	000117C8	4	16325	16294	16295	16296	16298	
RE338	F	00011890	4	16371	16340	16341	16342	16344	
RE339	F	00011958	4	16418	16387	16388	16389	16391	
RE34	F	00002B10	4	2154	2123	2124	2125	2127	
RE340	F	00011A20	4	16464	16433	16434	16435	16437	
RE341	F	00011AE8	4	16511	16480	16481	16482	16484	
RE342	F	00011BB0	4	16557	16526	16527	16528	16530	
RE343	F	00011C78	4	16606	16575	16576	16577	16579	
RE344	F	00011D40	4	16652	16621	16622	16623	16625	
RE345	F	00011E08	4	16699	16668	16669	16670	16672	
RE346	F	00011ED0	4	16745	16714	16715	16716	16718	
RE347	F	00011F98	4	16792	16761	16762	16763	16765	
RE348	F	00012060	4	16838	16807	16808	16809	16811	
RE349	F	00012128	4	16885	16854	16855	16856	16858	
RE35	F	00002BD8	4	2201	2170	2171	2172	2174	
RE350	F	000121F0	4	16931	16900	16901	16902	16904	
RE351	F	000122B8	4	16978	16947	16948	16949	16951	
RE352	F	00012380	4	17024	16993	16994	16995	16997	
RE353	F	00012448	4	17073	17042	17043	17044	17046	
RE354	F	00012510	4	17119	17088	17089	17090	17092	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE355	F	000125D8	4	17166	17135	17136	17137	17139	
RE356	F	000126A0	4	17212	17181	17182	17183	17185	
RE357	F	00012768	4	17259	17228	17229	17230	17232	
RE358	F	00012830	4	17305	17274	17275	17276	17278	
RE359	F	000128F8	4	17352	17321	17322	17323	17325	
RE36	F	00002CA0	4	2247	2216	2217	2218	2220	
RE360	F	000129C0	4	17398	17367	17368	17369	17371	
RE361	F	00012A88	4	17447	17416	17417	17418	17420	
RE362	F	00012B50	4	17493	17462	17463	17464	17466	
RE363	F	00012C18	4	17540	17509	17510	17511	17513	
RE364	F	00012CE0	4	17586	17555	17556	17557	17559	
RE365	F	00012DA8	4	17633	17602	17603	17604	17606	
RE366	F	00012E70	4	17679	17648	17649	17650	17652	
RE367	F	00012F38	4	17726	17695	17696	17697	17699	
RE368	F	00013000	4	17772	17741	17742	17743	17745	
RE369	F	000130C8	4	17821	17790	17791	17792	17794	
RE37	F	00002D68	4	2294	2263	2264	2265	2267	
RE370	F	00013190	4	17867	17836	17837	17838	17840	
RE371	F	00013258	4	17914	17883	17884	17885	17887	
RE372	F	00013320	4	17960	17929	17930	17931	17933	
RE373	F	000133E8	4	18007	17976	17977	17978	17980	
RE374	F	000134B0	4	18053	18022	18023	18024	18026	
RE375	F	00013578	4	18100	18069	18070	18071	18073	
RE376	F	00013640	4	18146	18115	18116	18117	18119	
RE377	F	00013708	4	18193	18162	18163	18164	18166	
RE378	F	000137D0	4	18239	18208	18209	18210	18212	
RE379	F	00013898	4	18286	18255	18256	18257	18259	
RE38	F	00002E30	4	2340	2309	2310	2311	2313	
RE380	F	00013960	4	18332	18301	18302	18303	18305	
RE381	F	00013A28	4	18381	18350	18351	18352	18354	
RE382	F	00013AF0	4	18427	18396	18397	18398	18400	
RE383	F	00013BB8	4	18474	18443	18444	18445	18447	
RE384	F	00013C80	4	18520	18489	18490	18491	18493	
RE385	F	00013D48	4	18567	18536	18537	18538	18540	
RE386	F	00013E10	4	18613	18582	18583	18584	18586	
RE387	F	00013ED8	4	18660	18629	18630	18631	18633	
RE388	F	00013FA0	4	18706	18675	18676	18677	18679	
RE389	F	00014068	4	18753	18722	18723	18724	18726	
RE39	F	00002EF8	4	2389	2358	2359	2360	2362	
RE390	F	00014130	4	18799	18768	18769	18770	18772	
RE391	F	000141F8	4	18846	18815	18816	18817	18819	
RE392	F	000142C0	4	18892	18861	18862	18863	18865	
RE393	F	00014388	4	18939	18908	18909	18910	18912	
RE394	F	00014450	4	18985	18954	18955	18956	18958	
RE395	F	00014518	4	19032	19001	19002	19003	19005	
RE396	F	000145E0	4	19078	19047	19048	19049	19051	
RE397	F	000146A8	4	19127	19096	19097	19098	19100	
RE398	F	00014770	4	19173	19142	19143	19144	19146	
RE399	F	00014838	4	19220	19189	19190	19191	19193	
RE4	F	000013A0	4	743	712	713	714	716	
RE40	F	00002FC0	4	2435	2404	2405	2406	2408	
RE400	F	00014900	4	19266	19235	19236	19237	19239	
RE401	F	000149C8	4	19313	19282	19283	19284	19286	
RE402	F	00014A90	4	19359	19328	19329	19330	19332	
RE403	F	00014B58	4	19406	19375	19376	19377	19379	
RE404	F	00014C20	4	19452	19421	19422	19423	19425	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE405	F	00014CE8	4	19499	19468	19469	19470	19472	
RE406	F	00014DB0	4	19545	19514	19515	19516	19518	
RE407	F	00014E78	4	19592	19561	19562	19563	19565	
RE408	F	00014F40	4	19638	19607	19608	19609	19611	
RE409	F	00015008	4	19685	19654	19655	19656	19658	
RE41	F	00003088	4	2482	2451	2452	2453	2455	
RE410	F	000150D0	4	19731	19700	19701	19702	19704	
RE411	F	00015198	4	19778	19747	19748	19749	19751	
RE412	F	00015260	4	19824	19793	19794	19795	19797	
RE413	F	00015328	4	19873	19842	19843	19844	19846	
RE414	F	000153F0	4	19919	19888	19889	19890	19892	
RE415	F	000154B8	4	19966	19935	19936	19937	19939	
RE416	F	00015580	4	20012	19981	19982	19983	19985	
RE417	F	00015648	4	20059	20028	20029	20030	20032	
RE418	F	00015710	4	20105	20074	20075	20076	20078	
RE419	F	000157D8	4	20152	20121	20122	20123	20125	
RE42	F	00003150	4	2528	2497	2498	2499	2501	
RE420	F	000158A0	4	20198	20167	20168	20169	20171	
RE421	F	00015968	4	20245	20214	20215	20216	20218	
RE422	F	00015A30	4	20291	20260	20261	20262	20264	
RE423	F	00015AF8	4	20338	20307	20308	20309	20311	
RE424	F	00015BC0	4	20384	20353	20354	20355	20357	
RE425	F	00015C88	4	20431	20400	20401	20402	20404	
RE426	F	00015D50	4	20477	20446	20447	20448	20450	
RE427	F	00015E18	4	20524	20493	20494	20495	20497	
RE428	F	00015EE0	4	20570	20539	20540	20541	20543	
RE429	F	00015FA8	4	20619	20588	20589	20590	20592	
RE43	F	00003218	4	2575	2544	2545	2546	2548	
RE430	F	00016070	4	20665	20634	20635	20636	20638	
RE431	F	00016138	4	20712	20681	20682	20683	20685	
RE432	F	00016200	4	20758	20727	20728	20729	20731	
RE433	F	000162C8	4	20805	20774	20775	20776	20778	
RE434	F	00016390	4	20851	20820	20821	20822	20824	
RE435	F	00016458	4	20898	20867	20868	20869	20871	
RE436	F	00016520	4	20944	20913	20914	20915	20917	
RE437	F	000165E8	4	20991	20960	20961	20962	20964	
RE438	F	000166B0	4	21037	21006	21007	21008	21010	
RE439	F	00016778	4	21084	21053	21054	21055	21057	
RE44	F	000032E0	4	2621	2590	2591	2592	2594	
RE440	F	00016840	4	21130	21099	21100	21101	21103	
RE441	F	00016908	4	21177	21146	21147	21148	21150	
RE442	F	000169D0	4	21223	21192	21193	21194	21196	
RE443	F	00016A98	4	21270	21239	21240	21241	21243	
RE444	F	00016B60	4	21316	21285	21286	21287	21289	
RE445	F	00016C28	4	21365	21334	21335	21336	21338	
RE446	F	00016CF0	4	21411	21380	21381	21382	21384	
RE447	F	00016DB8	4	21458	21427	21428	21429	21431	
RE448	F	00016E80	4	21504	21473	21474	21475	21477	
RE449	F	00016F48	4	21551	21520	21521	21522	21524	
RE45	F	000033A8	4	2668	2637	2638	2639	2641	
RE450	F	00017010	4	21597	21566	21567	21568	21570	
RE451	F	000170D8	4	21644	21613	21614	21615	21617	
RE452	F	000171A0	4	21690	21659	21660	21661	21663	
RE453	F	00017268	4	21737	21706	21707	21708	21710	
RE454	F	00017330	4	21783	21752	21753	21754	21756	
RE455	F	000173F8	4	21830	21799	21800	21801	21803	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE456	F	000174C0	4	21876	21845	21846	21847	21849	
RE457	F	00017588	4	21923	21892	21893	21894	21896	
RE458	F	00017650	4	21969	21938	21939	21940	21942	
RE459	F	00017718	4	22016	21985	21986	21987	21989	
RE46	F	00003470	4	2714	2683	2684	2685	2687	
RE460	F	000177E0	4	22062	22031	22032	22033	22035	
RE461	F	000178A8	4	22111	22080	22081	22082	22084	
RE462	F	00017970	4	22157	22126	22127	22128	22130	
RE463	F	00017A38	4	22204	22173	22174	22175	22177	
RE464	F	00017B00	4	22250	22219	22220	22221	22223	
RE465	F	00017BC8	4	22297	22266	22267	22268	22270	
RE466	F	00017C90	4	22343	22312	22313	22314	22316	
RE467	F	00017D58	4	22390	22359	22360	22361	22363	
RE468	F	00017E20	4	22436	22405	22406	22407	22409	
RE469	F	00017EE8	4	22483	22452	22453	22454	22456	
RE47	F	00003538	4	2763	2732	2733	2734	2736	
RE470	F	00017FB0	4	22529	22498	22499	22500	22502	
RE471	F	00018078	4	22576	22545	22546	22547	22549	
RE472	F	00018140	4	22622	22591	22592	22593	22595	
RE473	F	00018208	4	22669	22638	22639	22640	22642	
RE474	F	000182D0	4	22715	22684	22685	22686	22688	
RE475	F	00018398	4	22762	22731	22732	22733	22735	
RE476	F	00018460	4	22808	22777	22778	22779	22781	
RE477	F	00018528	4	22857	22826	22827	22828	22830	
RE478	F	000185F0	4	22903	22872	22873	22874	22876	
RE479	F	000186B8	4	22950	22919	22920	22921	22923	
RE48	F	00003600	4	2809	2778	2779	2780	2782	
RE480	F	00018780	4	22996	22965	22966	22967	22969	
RE481	F	00018848	4	23043	23012	23013	23014	23016	
RE482	F	00018910	4	23089	23058	23059	23060	23062	
RE483	F	000189D8	4	23138	23107	23108	23109	23111	
RE484	F	00018AA0	4	23184	23153	23154	23155	23157	
RE485	F	00018B68	4	23231	23200	23201	23202	23204	
RE486	F	00018C30	4	23277	23246	23247	23248	23250	
RE487	F	00018CF8	4	23324	23293	23294	23295	23297	
RE488	F	00018DC0	4	23370	23339	23340	23341	23343	
RE489	F	00018E88	4	23417	23386	23387	23388	23390	
RE49	F	000036C8	4	2856	2825	2826	2827	2829	
RE490	F	00018F50	4	23463	23432	23433	23434	23436	
RE491	F	00019018	4	23510	23479	23480	23481	23483	
RE492	F	000190E0	4	23556	23525	23526	23527	23529	
RE493	F	000191A8	4	23605	23574	23575	23576	23578	
RE494	F	00019270	4	23651	23620	23621	23622	23624	
RE495	F	00019338	4	23698	23667	23668	23669	23671	
RE496	F	00019400	4	23744	23713	23714	23715	23717	
RE497	F	000194C8	4	23791	23760	23761	23762	23764	
RE498	F	00019590	4	23837	23806	23807	23808	23810	
RE499	F	00019658	4	23884	23853	23854	23855	23857	
RE5	F	00001468	4	790	759	760	761	763	
RE50	F	00003790	4	2902	2871	2872	2873	2875	
RE500	F	00019720	4	23930	23899	23900	23901	23903	
RE501	F	000197E8	4	23977	23946	23947	23948	23950	
RE502	F	000198B0	4	24023	23992	23993	23994	23996	
RE503	F	00019978	4	24071	24040	24041	24042	24044	
RE504	F	00019A40	4	24117	24086	24087	24088	24090	
RE505	F	00019B08	4	24165	24134	24135	24136	24138	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE506	F	00019BD0	4	24211	24180	24181	24182	24184	
RE507	F	00019C98	4	24258	24227	24228	24229	24231	
RE508	F	00019D60	4	24304	24273	24274	24275	24277	
RE509	F	00019E28	4	24352	24321	24322	24323	24325	
RE51	F	00003858	4	2949	2918	2919	2920	2922	
RE510	F	00019EF0	4	24398	24367	24368	24369	24371	
RE511	F	00019FB8	4	24445	24414	24415	24416	24418	
RE512	F	0001A080	4	24491	24460	24461	24462	24464	
RE52	F	00003920	4	2995	2964	2965	2966	2968	
RE53	F	000039E8	4	3044	3013	3014	3015	3017	
RE54	F	00003AB0	4	3090	3059	3060	3061	3063	
RE55	F	00003B78	4	3137	3106	3107	3108	3110	
RE56	F	00003C40	4	3183	3152	3153	3154	3156	
RE57	F	00003D08	4	3230	3199	3200	3201	3203	
RE58	F	00003DD0	4	3276	3245	3246	3247	3249	
RE59	F	00003E98	4	3325	3294	3295	3296	3298	
RE6	F	00001530	4	836	805	806	807	809	
RE60	F	00003F60	4	3371	3340	3341	3342	3344	
RE61	F	00004028	4	3418	3387	3388	3389	3391	
RE62	F	000040F0	4	3464	3433	3434	3435	3437	
RE63	F	000041B8	4	3511	3480	3481	3482	3484	
RE64	F	00004280	4	3557	3526	3527	3528	3530	
RE65	F	00004348	4	3604	3573	3574	3575	3577	
RE66	F	00004410	4	3650	3619	3620	3621	3623	
RE67	F	000044D8	4	3697	3666	3667	3668	3670	
RE68	F	000045A0	4	3743	3712	3713	3714	3716	
RE69	F	00004668	4	3792	3761	3762	3763	3765	
RE7	F	000015F8	4	885	854	855	856	858	
RE70	F	00004730	4	3838	3807	3808	3809	3811	
RE71	F	000047F8	4	3885	3854	3855	3856	3858	
RE72	F	000048C0	4	3931	3900	3901	3902	3904	
RE73	F	00004988	4	3978	3947	3948	3949	3951	
RE74	F	00004A50	4	4024	3993	3994	3995	3997	
RE75	F	00004B18	4	4071	4040	4041	4042	4044	
RE76	F	00004BE0	4	4117	4086	4087	4088	4090	
RE77	F	00004CA8	4	4164	4133	4134	4135	4137	
RE78	F	00004D70	4	4210	4179	4180	4181	4183	
RE79	F	00004E38	4	4259	4228	4229	4230	4232	
RE8	F	000016C0	4	931	900	901	902	904	
RE80	F	00004F00	4	4305	4274	4275	4276	4278	
RE81	F	00004FC8	4	4352	4321	4322	4323	4325	
RE82	F	00005090	4	4398	4367	4368	4369	4371	
RE83	F	00005158	4	4445	4414	4415	4416	4418	
RE84	F	00005220	4	4491	4460	4461	4462	4464	
RE85	F	000052E8	4	4540	4509	4510	4511	4513	
RE86	F	000053B0	4	4586	4555	4556	4557	4559	
RE87	F	00005478	4	4633	4602	4603	4604	4606	
RE88	F	00005540	4	4679	4648	4649	4650	4652	
RE89	F	00005608	4	4726	4695	4696	4697	4699	
RE9	F	00001788	4	978	947	948	949	951	
RE90	F	000056D0	4	4772	4741	4742	4743	4745	
RE91	F	00005798	4	4821	4790	4791	4792	4794	
RE92	F	00005860	4	4867	4836	4837	4838	4840	
RE93	F	00005928	4	4914	4883	4884	4885	4887	
RE94	F	000059F0	4	4960	4929	4930	4931	4933	
RE95	F	00005AB8	4	5007	4976	4977	4978	4980	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
RE96	F	00005B80	4	5053	5022	5023	5024	5026	
RE97	F	00005C48	4	5100	5069	5070	5071	5073	
RE98	F	00005D10	4	5146	5115	5116	5117	5119	
RE99	F	00005DD8	4	5195	5164	5165	5166	5168	
REA1	A	000010E0	4	577					
REA10	A	000017E8	4	997					
REA100	A	00005E38	4	5214					
REA101	A	00005F00	4	5261					
REA102	A	00005FC8	4	5307					
REA103	A	00006090	4	5354					
REA104	A	00006158	4	5400					
REA105	A	00006220	4	5447					
REA106	A	000062E8	4	5493					
REA107	A	000063B0	4	5542					
REA108	A	00006478	4	5588					
REA109	A	00006540	4	5635					
REA11	A	000018B0	4	1044					
REA110	A	00006608	4	5681					
REA111	A	000066D0	4	5736					
REA112	A	00006798	4	5782					
REA113	A	00006860	4	5829					
REA114	A	00006928	4	5875					
REA115	A	000069F0	4	5922					
REA116	A	00006AB8	4	5968					
REA117	A	00006B80	4	6015					
REA118	A	00006C48	4	6061					
REA119	A	00006D10	4	6108					
REA12	A	00001978	4	1090					
REA120	A	00006DD8	4	6154					
REA121	A	00006EA0	4	6203					
REA122	A	00006F68	4	6249					
REA123	A	00007030	4	6296					
REA124	A	000070F8	4	6342					
REA125	A	000071C0	4	6389					
REA126	A	00007288	4	6435					
REA127	A	00007350	4	6484					
REA128	A	00007418	4	6530					
REA129	A	000074E0	4	6577					
REA13	A	00001A40	4	1139					
REA130	A	000075A8	4	6623					
REA131	A	00007670	4	6670					
REA132	A	00007738	4	6716					
REA133	A	00007800	4	6765					
REA134	A	000078C8	4	6811					
REA135	A	00007990	4	6858					
REA136	A	00007A58	4	6904					
REA137	A	00007B20	4	6951					
REA138	A	00007BE8	4	6997					
REA139	A	00007CB0	4	7057					
REA14	A	00001B08	4	1185					
REA140	A	00007D78	4	7103					
REA141	A	00007E40	4	7150					
REA142	A	00007F08	4	7196					
REA143	A	00007FD0	4	7243					
REA144	A	00008098	4	7289					
REA145	A	00008160	4	7336					

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
REA146	A	00008228	4	7382	
REA147	A	000082F0	4	7429	
REA148	A	000083B8	4	7475	
REA149	A	00008480	4	7524	
REA15	A	00001BD0	4	1232	
REA150	A	00008548	4	7570	
REA151	A	00008610	4	7617	
REA152	A	000086D8	4	7663	
REA153	A	000087A0	4	7710	
REA154	A	00008868	4	7756	
REA155	A	00008930	4	7803	
REA156	A	000089F8	4	7849	
REA157	A	00008AC0	4	7896	
REA158	A	00008B88	4	7942	
REA159	A	00008C50	4	7991	
REA16	A	00001C98	4	1278	
REA160	A	00008D18	4	8037	
REA161	A	00008DE0	4	8084	
REA162	A	00008EA8	4	8130	
REA163	A	00008F70	4	8177	
REA164	A	00009038	4	8223	
REA165	A	00009100	4	8270	
REA166	A	000091C8	4	8316	
REA167	A	00009290	4	8363	
REA168	A	00009358	4	8409	
REA169	A	00009420	4	8458	
REA17	A	00001D60	4	1325	
REA170	A	000094E8	4	8504	
REA171	A	000095B0	4	8551	
REA172	A	00009678	4	8597	
REA173	A	00009740	4	8644	
REA174	A	00009808	4	8690	
REA175	A	000098D0	4	8739	
REA176	A	00009998	4	8785	
REA177	A	00009A60	4	8832	
REA178	A	00009B28	4	8878	
REA179	A	00009BF0	4	8925	
REA18	A	00001E28	4	1371	
REA180	A	00009CB8	4	8971	
REA181	A	00009D80	4	9018	
REA182	A	00009E48	4	9064	
REA183	A	00009F10	4	9111	
REA184	A	00009FD8	4	9157	
REA185	A	0000A0A0	4	9204	
REA186	A	0000A168	4	9250	
REA187	A	0000A230	4	9297	
REA188	A	0000A2F8	4	9343	
REA189	A	0000A3C0	4	9390	
REA19	A	00001EF0	4	1420	
REA190	A	0000A488	4	9436	
REA191	A	0000A550	4	9485	
REA192	A	0000A618	4	9531	
REA193	A	0000A6E0	4	9578	
REA194	A	0000A7A8	4	9624	
REA195	A	0000A870	4	9671	
REA196	A	0000A938	4	9717	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
REA197	A	0000AA00	4	9764	
REA198	A	0000AAC8	4	9810	
REA199	A	0000AB90	4	9857	
REA2	A	000011A8	4	623	
REA20	A	00001FB8	4	1466	
REA200	A	0000AC58	4	9903	
REA201	A	0000AD20	4	9950	
REA202	A	0000ADE8	4	9996	
REA203	A	0000AEB0	4	10043	
REA204	A	0000AF78	4	10089	
REA205	A	0000B040	4	10136	
REA206	A	0000B108	4	10182	
REA207	A	0000B1D0	4	10231	
REA208	A	0000B298	4	10277	
REA209	A	0000B360	4	10324	
REA21	A	00002080	4	1513	
REA210	A	0000B428	4	10370	
REA211	A	0000B4F0	4	10417	
REA212	A	0000B5B8	4	10463	
REA213	A	0000B680	4	10510	
REA214	A	0000B748	4	10556	
REA215	A	0000B810	4	10603	
REA216	A	0000B8D8	4	10649	
REA217	A	0000B9A0	4	10696	
REA218	A	0000BA68	4	10742	
REA219	A	0000BB30	4	10789	
REA22	A	00002148	4	1559	
REA220	A	0000BBF8	4	10835	
REA221	A	0000BCC0	4	10882	
REA222	A	0000BD88	4	10928	
REA223	A	0000BE50	4	10977	
REA224	A	0000BF18	4	11023	
REA225	A	0000BFE0	4	11070	
REA226	A	0000C0A8	4	11116	
REA227	A	0000C170	4	11163	
REA228	A	0000C238	4	11209	
REA229	A	0000C300	4	11256	
REA23	A	00002210	4	1606	
REA230	A	0000C3C8	4	11302	
REA231	A	0000C490	4	11349	
REA232	A	0000C558	4	11395	
REA233	A	0000C620	4	11442	
REA234	A	0000C6E8	4	11488	
REA235	A	0000C7B0	4	11535	
REA236	A	0000C878	4	11581	
REA237	A	0000C940	4	11628	
REA238	A	0000CA08	4	11674	
REA239	A	0000CAD0	4	11723	
REA24	A	000022D8	4	1652	
REA240	A	0000CB98	4	11769	
REA241	A	0000CC60	4	11816	
REA242	A	0000CD28	4	11862	
REA243	A	0000CDF0	4	11909	
REA244	A	0000CEB8	4	11955	
REA245	A	0000CF80	4	12002	
REA246	A	0000D048	4	12048	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
REA247	A	0000D110	4	12095	
REA248	A	0000D1D8	4	12141	
REA249	A	0000D2A0	4	12188	
REA25	A	000023A0	4	1699	
REA250	A	0000D368	4	12234	
REA251	A	0000D430	4	12281	
REA252	A	0000D4F8	4	12327	
REA253	A	0000D5C0	4	12374	
REA254	A	0000D688	4	12420	
REA255	A	0000D750	4	12469	
REA256	A	0000D818	4	12515	
REA257	A	0000D8E0	4	12562	
REA258	A	0000D9A8	4	12608	
REA259	A	0000DA70	4	12655	
REA26	A	00002468	4	1745	
REA260	A	0000DB38	4	12701	
REA261	A	0000DC00	4	12748	
REA262	A	0000DCC8	4	12794	
REA263	A	0000DD90	4	12841	
REA264	A	0000DE58	4	12887	
REA265	A	0000DF20	4	12934	
REA266	A	0000DFE8	4	12980	
REA267	A	0000E0B0	4	13027	
REA268	A	0000E178	4	13073	
REA269	A	0000E240	4	13120	
REA27	A	00002530	4	1792	
REA270	A	0000E308	4	13166	
REA271	A	0000E3D0	4	13215	
REA272	A	0000E498	4	13261	
REA273	A	0000E560	4	13308	
REA274	A	0000E628	4	13354	
REA275	A	0000E6F0	4	13401	
REA276	A	0000E7B8	4	13447	
REA277	A	0000E880	4	13494	
REA278	A	0000E948	4	13540	
REA279	A	0000EA10	4	13587	
REA28	A	000025F8	4	1838	
REA280	A	0000EAD8	4	13633	
REA281	A	0000EBA0	4	13680	
REA282	A	0000EC68	4	13726	
REA283	A	0000ED30	4	13773	
REA284	A	0000EDF8	4	13819	
REA285	A	0000EEC0	4	13868	
REA286	A	0000EF88	4	13914	
REA287	A	0000F050	4	13961	
REA288	A	0000F118	4	14007	
REA289	A	0000F1E0	4	14054	
REA29	A	000026C0	4	1893	
REA290	A	0000F2A8	4	14100	
REA291	A	0000F370	4	14147	
REA292	A	0000F438	4	14193	
REA293	A	0000F500	4	14242	
REA294	A	0000F5C8	4	14288	
REA295	A	0000F690	4	14335	
REA296	A	0000F758	4	14381	
REA297	A	0000F820	4	14428	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
REA298	A	0000F8E8	4	14474	
REA299	A	0000F9B0	4	14521	
REA3	A	00001270	4	670	
REA30	A	00002788	4	1939	
REA300	A	0000FA78	4	14567	
REA301	A	0000FB40	4	14616	
REA302	A	0000FC08	4	14662	
REA303	A	0000FCD0	4	14709	
REA304	A	0000FD98	4	14755	
REA305	A	0000FE60	4	14802	
REA306	A	0000FF28	4	14848	
REA307	A	0000FFF0	4	14895	
REA308	A	000100B8	4	14941	
REA309	A	00010180	4	14988	
REA31	A	00002850	4	1988	
REA310	A	00010248	4	15034	
REA311	A	00010310	4	15083	
REA312	A	000103D8	4	15129	
REA313	A	000104A0	4	15176	
REA314	A	00010568	4	15222	
REA315	A	00010630	4	15269	
REA316	A	000106F8	4	15315	
REA317	A	000107C0	4	15362	
REA318	A	00010888	4	15408	
REA319	A	00010950	4	15455	
REA32	A	00002918	4	2034	
REA320	A	00010A18	4	15501	
REA321	A	00010AE0	4	15550	
REA322	A	00010BA8	4	15596	
REA323	A	00010C70	4	15643	
REA324	A	00010D38	4	15689	
REA325	A	00010E00	4	15736	
REA326	A	00010EC8	4	15782	
REA327	A	00010F90	4	15831	
REA328	A	00011058	4	15877	
REA329	A	00011120	4	15924	
REA33	A	000029E0	4	2081	
REA330	A	000111E8	4	15970	
REA331	A	000112B0	4	16017	
REA332	A	00011378	4	16063	
REA333	A	00011440	4	16112	
REA334	A	00011508	4	16158	
REA335	A	000115D0	4	16205	
REA336	A	00011698	4	16251	
REA337	A	00011760	4	16298	
REA338	A	00011828	4	16344	
REA339	A	000118F0	4	16391	
REA34	A	00002AA8	4	2127	
REA340	A	000119B8	4	16437	
REA341	A	00011A80	4	16484	
REA342	A	00011B48	4	16530	
REA343	A	00011C10	4	16579	
REA344	A	00011CD8	4	16625	
REA345	A	00011DA0	4	16672	
REA346	A	00011E68	4	16718	
REA347	A	00011F30	4	16765	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
REA348	A	00011FF8	4	16811	
REA349	A	000120C0	4	16858	
REA35	A	00002B70	4	2174	
REA350	A	00012188	4	16904	
REA351	A	00012250	4	16951	
REA352	A	00012318	4	16997	
REA353	A	000123E0	4	17046	
REA354	A	000124A8	4	17092	
REA355	A	00012570	4	17139	
REA356	A	00012638	4	17185	
REA357	A	00012700	4	17232	
REA358	A	000127C8	4	17278	
REA359	A	00012890	4	17325	
REA36	A	00002C38	4	2220	
REA360	A	00012958	4	17371	
REA361	A	00012A20	4	17420	
REA362	A	00012AE8	4	17466	
REA363	A	00012BB0	4	17513	
REA364	A	00012C78	4	17559	
REA365	A	00012D40	4	17606	
REA366	A	00012E08	4	17652	
REA367	A	00012ED0	4	17699	
REA368	A	00012F98	4	17745	
REA369	A	00013060	4	17794	
REA37	A	00002D00	4	2267	
REA370	A	00013128	4	17840	
REA371	A	000131F0	4	17887	
REA372	A	000132B8	4	17933	
REA373	A	00013380	4	17980	
REA374	A	00013448	4	18026	
REA375	A	00013510	4	18073	
REA376	A	000135D8	4	18119	
REA377	A	000136A0	4	18166	
REA378	A	00013768	4	18212	
REA379	A	00013830	4	18259	
REA38	A	00002DC8	4	2313	
REA380	A	000138F8	4	18305	
REA381	A	000139C0	4	18354	
REA382	A	00013A88	4	18400	
REA383	A	00013B50	4	18447	
REA384	A	00013C18	4	18493	
REA385	A	00013CE0	4	18540	
REA386	A	00013DA8	4	18586	
REA387	A	00013E70	4	18633	
REA388	A	00013F38	4	18679	
REA389	A	00014000	4	18726	
REA39	A	00002E90	4	2362	
REA390	A	000140C8	4	18772	
REA391	A	00014190	4	18819	
REA392	A	00014258	4	18865	
REA393	A	00014320	4	18912	
REA394	A	000143E8	4	18958	
REA395	A	000144B0	4	19005	
REA396	A	00014578	4	19051	
REA397	A	00014640	4	19100	
REA398	A	00014708	4	19146	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
REA399	A	000147D0	4	19193	
REA4	A	00001338	4	716	
REA40	A	00002F58	4	2408	
REA400	A	00014898	4	19239	
REA401	A	00014960	4	19286	
REA402	A	00014A28	4	19332	
REA403	A	00014AF0	4	19379	
REA404	A	00014BB8	4	19425	
REA405	A	00014C80	4	19472	
REA406	A	00014D48	4	19518	
REA407	A	00014E10	4	19565	
REA408	A	00014ED8	4	19611	
REA409	A	00014FA0	4	19658	
REA41	A	00003020	4	2455	
REA410	A	00015068	4	19704	
REA411	A	00015130	4	19751	
REA412	A	000151F8	4	19797	
REA413	A	000152C0	4	19846	
REA414	A	00015388	4	19892	
REA415	A	00015450	4	19939	
REA416	A	00015518	4	19985	
REA417	A	000155E0	4	20032	
REA418	A	000156A8	4	20078	
REA419	A	00015770	4	20125	
REA42	A	000030E8	4	2501	
REA420	A	00015838	4	20171	
REA421	A	00015900	4	20218	
REA422	A	000159C8	4	20264	
REA423	A	00015A90	4	20311	
REA424	A	00015B58	4	20357	
REA425	A	00015C20	4	20404	
REA426	A	00015CE8	4	20450	
REA427	A	00015DB0	4	20497	
REA428	A	00015E78	4	20543	
REA429	A	00015F40	4	20592	
REA43	A	000031B0	4	2548	
REA430	A	00016008	4	20638	
REA431	A	000160D0	4	20685	
REA432	A	00016198	4	20731	
REA433	A	00016260	4	20778	
REA434	A	00016328	4	20824	
REA435	A	000163F0	4	20871	
REA436	A	000164B8	4	20917	
REA437	A	00016580	4	20964	
REA438	A	00016648	4	21010	
REA439	A	00016710	4	21057	
REA44	A	00003278	4	2594	
REA440	A	000167D8	4	21103	
REA441	A	000168A0	4	21150	
REA442	A	00016968	4	21196	
REA443	A	00016A30	4	21243	
REA444	A	00016AF8	4	21289	
REA445	A	00016BC0	4	21338	
REA446	A	00016C88	4	21384	
REA447	A	00016D50	4	21431	
REA448	A	00016E18	4	21477	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
REA449	A	00016EE0	4	21524	
REA45	A	00003340	4	2641	
REA450	A	00016FA8	4	21570	
REA451	A	00017070	4	21617	
REA452	A	00017138	4	21663	
REA453	A	00017200	4	21710	
REA454	A	000172C8	4	21756	
REA455	A	00017390	4	21803	
REA456	A	00017458	4	21849	
REA457	A	00017520	4	21896	
REA458	A	000175E8	4	21942	
REA459	A	000176B0	4	21989	
REA46	A	00003408	4	2687	
REA460	A	00017778	4	22035	
REA461	A	00017840	4	22084	
REA462	A	00017908	4	22130	
REA463	A	000179D0	4	22177	
REA464	A	00017A98	4	22223	
REA465	A	00017B60	4	22270	
REA466	A	00017C28	4	22316	
REA467	A	00017CF0	4	22363	
REA468	A	00017DB8	4	22409	
REA469	A	00017E80	4	22456	
REA47	A	000034D0	4	2736	
REA470	A	00017F48	4	22502	
REA471	A	00018010	4	22549	
REA472	A	000180D8	4	22595	
REA473	A	000181A0	4	22642	
REA474	A	00018268	4	22688	
REA475	A	00018330	4	22735	
REA476	A	000183F8	4	22781	
REA477	A	000184C0	4	22830	
REA478	A	00018588	4	22876	
REA479	A	00018650	4	22923	
REA48	A	00003598	4	2782	
REA480	A	00018718	4	22969	
REA481	A	000187E0	4	23016	
REA482	A	000188A8	4	23062	
REA483	A	00018970	4	23111	
REA484	A	00018A38	4	23157	
REA485	A	00018B00	4	23204	
REA486	A	00018BC8	4	23250	
REA487	A	00018C90	4	23297	
REA488	A	00018D58	4	23343	
REA489	A	00018E20	4	23390	
REA49	A	00003660	4	2829	
REA490	A	00018EE8	4	23436	
REA491	A	00018FB0	4	23483	
REA492	A	00019078	4	23529	
REA493	A	00019140	4	23578	
REA494	A	00019208	4	23624	
REA495	A	000192D0	4	23671	
REA496	A	00019398	4	23717	
REA497	A	00019460	4	23764	
REA498	A	00019528	4	23810	
REA499	A	000195F0	4	23857	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
REA5	A	00001400	4	763	
REA50	A	00003728	4	2875	
REA500	A	000196B8	4	23903	
REA501	A	00019780	4	23950	
REA502	A	00019848	4	23996	
REA503	A	00019910	4	24044	
REA504	A	000199D8	4	24090	
REA505	A	00019AA0	4	24138	
REA506	A	00019B68	4	24184	
REA507	A	00019C30	4	24231	
REA508	A	00019CF8	4	24277	
REA509	A	00019DC0	4	24325	
REA51	A	000037F0	4	2922	
REA510	A	00019E88	4	24371	
REA511	A	00019F50	4	24418	
REA512	A	0001A018	4	24464	
REA52	A	000038B8	4	2968	
REA53	A	00003980	4	3017	
REA54	A	00003A48	4	3063	
REA55	A	00003B10	4	3110	
REA56	A	00003BD8	4	3156	
REA57	A	00003CA0	4	3203	
REA58	A	00003D68	4	3249	
REA59	A	00003E30	4	3298	
REA6	A	000014C8	4	809	
REA60	A	00003EF8	4	3344	
REA61	A	00003FC0	4	3391	
REA62	A	00004088	4	3437	
REA63	A	00004150	4	3484	
REA64	A	00004218	4	3530	
REA65	A	000042E0	4	3577	
REA66	A	000043A8	4	3623	
REA67	A	00004470	4	3670	
REA68	A	00004538	4	3716	
REA69	A	00004600	4	3765	
REA7	A	00001590	4	858	
REA70	A	000046C8	4	3811	
REA71	A	00004790	4	3858	
REA72	A	00004858	4	3904	
REA73	A	00004920	4	3951	
REA74	A	000049E8	4	3997	
REA75	A	00004AB0	4	4044	
REA76	A	00004B78	4	4090	
REA77	A	00004C40	4	4137	
REA78	A	00004D08	4	4183	
REA79	A	00004DD0	4	4232	
REA8	A	00001658	4	904	
REA80	A	00004E98	4	4278	
REA81	A	00004F60	4	4325	
REA82	A	00005028	4	4371	
REA83	A	000050F0	4	4418	
REA84	A	000051B8	4	4464	
REA85	A	00005280	4	4513	
REA86	A	00005348	4	4559	
REA87	A	00005410	4	4606	
REA88	A	000054D8	4	4652	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
REA89	A	000055A0	4	4699		
REA9	A	00001720	4	951		
REA90	A	00005668	4	4745		
REA91	A	00005730	4	4794		
REA92	A	000057F8	4	4840		
REA93	A	000058C0	4	4887		
REA94	A	00005988	4	4933		
REA95	A	00005A50	4	4980		
REA96	A	00005B18	4	5026		
REA97	A	00005BE0	4	5073		
REA98	A	00005CA8	4	5119		
REA99	A	00005D70	4	5168		
READDR	A	00000020	4	450	245	
REG2LOW	U	000000DD	1	392		
REG2PATT	U	AABBCCDD	1	391		
RELEN	A	0000001C	4	449		
RPTDWSAV	D	00000398	8	317	304	308
RPTERROR	I	0000032C	4	283	258	
RPTSAVE	F	00000390	4	314	283	311
RPTSVR5	F	00000394	4	315	284	310
SKL0001	U	0000004E	1	203	219	
SKT0001	C	0000022A	20	200	203	220
SVOLDPSW	U	00000140	0	139		
T1	A	000010C0	4	568	24508	
T10	A	000017C8	4	988	24517	
T100	A	00005E18	4	5205	24607	
T101	A	00005EE0	4	5252	24608	
T102	A	00005FA8	4	5298	24609	
T103	A	00006070	4	5345	24610	
T104	A	00006138	4	5391	24611	
T105	A	00006200	4	5438	24612	
T106	A	000062C8	4	5484	24613	
T107	A	00006390	4	5533	24614	
T108	A	00006458	4	5579	24615	
T109	A	00006520	4	5626	24616	
T11	A	00001890	4	1035	24518	
T110	A	000065E8	4	5672	24617	
T111	A	000066B0	4	5727	24618	
T112	A	00006778	4	5773	24619	
T113	A	00006840	4	5820	24620	
T114	A	00006908	4	5866	24621	
T115	A	000069D0	4	5913	24622	
T116	A	00006A98	4	5959	24623	
T117	A	00006B60	4	6006	24624	
T118	A	00006C28	4	6052	24625	
T119	A	00006CF0	4	6099	24626	
T12	A	00001958	4	1081	24519	
T120	A	00006DB8	4	6145	24627	
T121	A	00006E80	4	6194	24628	
T122	A	00006F48	4	6240	24629	
T123	A	00007010	4	6287	24630	
T124	A	000070D8	4	6333	24631	
T125	A	000071A0	4	6380	24632	
T126	A	00007268	4	6426	24633	
T127	A	00007330	4	6475	24634	
T128	A	000073F8	4	6521	24635	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T129	A	000074C0	4	6568	24636
T13	A	00001A20	4	1130	24520
T130	A	00007588	4	6614	24637
T131	A	00007650	4	6661	24638
T132	A	00007718	4	6707	24639
T133	A	000077E0	4	6756	24640
T134	A	000078A8	4	6802	24641
T135	A	00007970	4	6849	24642
T136	A	00007A38	4	6895	24643
T137	A	00007B00	4	6942	24644
T138	A	00007BC8	4	6988	24645
T139	A	00007C90	4	7048	24646
T14	A	00001AE8	4	1176	24521
T140	A	00007D58	4	7094	24647
T141	A	00007E20	4	7141	24648
T142	A	00007EE8	4	7187	24649
T143	A	00007FB0	4	7234	24650
T144	A	00008078	4	7280	24651
T145	A	00008140	4	7327	24652
T146	A	00008208	4	7373	24653
T147	A	000082D0	4	7420	24654
T148	A	00008398	4	7466	24655
T149	A	00008460	4	7515	24656
T15	A	00001BB0	4	1223	24522
T150	A	00008528	4	7561	24657
T151	A	000085F0	4	7608	24658
T152	A	000086B8	4	7654	24659
T153	A	00008780	4	7701	24660
T154	A	00008848	4	7747	24661
T155	A	00008910	4	7794	24662
T156	A	000089D8	4	7840	24663
T157	A	00008AA0	4	7887	24664
T158	A	00008B68	4	7933	24665
T159	A	00008C30	4	7982	24666
T16	A	00001C78	4	1269	24523
T160	A	00008CF8	4	8028	24667
T161	A	00008DC0	4	8075	24668
T162	A	00008E88	4	8121	24669
T163	A	00008F50	4	8168	24670
T164	A	00009018	4	8214	24671
T165	A	000090E0	4	8261	24672
T166	A	000091A8	4	8307	24673
T167	A	00009270	4	8354	24674
T168	A	00009338	4	8400	24675
T169	A	00009400	4	8449	24676
T17	A	00001D40	4	1316	24524
T170	A	000094C8	4	8495	24677
T171	A	00009590	4	8542	24678
T172	A	00009658	4	8588	24679
T173	A	00009720	4	8635	24680
T174	A	000097E8	4	8681	24681
T175	A	000098B0	4	8730	24682
T176	A	00009978	4	8776	24683
T177	A	00009A40	4	8823	24684
T178	A	00009B08	4	8869	24685
T179	A	00009BD0	4	8916	24686

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T18	A	00001E08	4	1362	24525
T180	A	00009C98	4	8962	24687
T181	A	00009D60	4	9009	24688
T182	A	00009E28	4	9055	24689
T183	A	00009EF0	4	9102	24690
T184	A	00009FB8	4	9148	24691
T185	A	0000A080	4	9195	24692
T186	A	0000A148	4	9241	24693
T187	A	0000A210	4	9288	24694
T188	A	0000A2D8	4	9334	24695
T189	A	0000A3A0	4	9381	24696
T19	A	00001ED0	4	1411	24526
T190	A	0000A468	4	9427	24697
T191	A	0000A530	4	9476	24698
T192	A	0000A5F8	4	9522	24699
T193	A	0000A6C0	4	9569	24700
T194	A	0000A788	4	9615	24701
T195	A	0000A850	4	9662	24702
T196	A	0000A918	4	9708	24703
T197	A	0000A9E0	4	9755	24704
T198	A	0000AAA8	4	9801	24705
T199	A	0000AB70	4	9848	24706
T2	A	00001188	4	614	24509
T20	A	00001F98	4	1457	24527
T200	A	0000AC38	4	9894	24707
T201	A	0000AD00	4	9941	24708
T202	A	0000ADC8	4	9987	24709
T203	A	0000AE90	4	10034	24710
T204	A	0000AF58	4	10080	24711
T205	A	0000B020	4	10127	24712
T206	A	0000B0E8	4	10173	24713
T207	A	0000B1B0	4	10222	24714
T208	A	0000B278	4	10268	24715
T209	A	0000B340	4	10315	24716
T21	A	00002060	4	1504	24528
T210	A	0000B408	4	10361	24717
T211	A	0000B4D0	4	10408	24718
T212	A	0000B598	4	10454	24719
T213	A	0000B660	4	10501	24720
T214	A	0000B728	4	10547	24721
T215	A	0000B7F0	4	10594	24722
T216	A	0000B8B8	4	10640	24723
T217	A	0000B980	4	10687	24724
T218	A	0000BA48	4	10733	24725
T219	A	0000BB10	4	10780	24726
T22	A	00002128	4	1550	24529
T220	A	0000BBD8	4	10826	24727
T221	A	0000BCA0	4	10873	24728
T222	A	0000BD68	4	10919	24729
T223	A	0000BE30	4	10968	24730
T224	A	0000BEF8	4	11014	24731
T225	A	0000BFC0	4	11061	24732
T226	A	0000C088	4	11107	24733
T227	A	0000C150	4	11154	24734
T228	A	0000C218	4	11200	24735
T229	A	0000C2E0	4	11247	24736

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T23	A	000021F0	4	1597	24530
T230	A	0000C3A8	4	11293	24737
T231	A	0000C470	4	11340	24738
T232	A	0000C538	4	11386	24739
T233	A	0000C600	4	11433	24740
T234	A	0000C6C8	4	11479	24741
T235	A	0000C790	4	11526	24742
T236	A	0000C858	4	11572	24743
T237	A	0000C920	4	11619	24744
T238	A	0000C9E8	4	11665	24745
T239	A	0000CAB0	4	11714	24746
T24	A	000022B8	4	1643	24531
T240	A	0000CB78	4	11760	24747
T241	A	0000CC40	4	11807	24748
T242	A	0000CD08	4	11853	24749
T243	A	0000CDD0	4	11900	24750
T244	A	0000CE98	4	11946	24751
T245	A	0000CF60	4	11993	24752
T246	A	0000D028	4	12039	24753
T247	A	0000D0F0	4	12086	24754
T248	A	0000D1B8	4	12132	24755
T249	A	0000D280	4	12179	24756
T25	A	00002380	4	1690	24532
T250	A	0000D348	4	12225	24757
T251	A	0000D410	4	12272	24758
T252	A	0000D4D8	4	12318	24759
T253	A	0000D5A0	4	12365	24760
T254	A	0000D668	4	12411	24761
T255	A	0000D730	4	12460	24762
T256	A	0000D7F8	4	12506	24763
T257	A	0000D8C0	4	12553	24764
T258	A	0000D988	4	12599	24765
T259	A	0000DA50	4	12646	24766
T26	A	00002448	4	1736	24533
T260	A	0000DB18	4	12692	24767
T261	A	0000DBE0	4	12739	24768
T262	A	0000DCA8	4	12785	24769
T263	A	0000DD70	4	12832	24770
T264	A	0000DE38	4	12878	24771
T265	A	0000DF00	4	12925	24772
T266	A	0000DFC8	4	12971	24773
T267	A	0000E090	4	13018	24774
T268	A	0000E158	4	13064	24775
T269	A	0000E220	4	13111	24776
T27	A	00002510	4	1783	24534
T270	A	0000E2E8	4	13157	24777
T271	A	0000E3B0	4	13206	24778
T272	A	0000E478	4	13252	24779
T273	A	0000E540	4	13299	24780
T274	A	0000E608	4	13345	24781
T275	A	0000E6D0	4	13392	24782
T276	A	0000E798	4	13438	24783
T277	A	0000E860	4	13485	24784
T278	A	0000E928	4	13531	24785
T279	A	0000E9F0	4	13578	24786
T28	A	000025D8	4	1829	24535

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T280	A	0000EAB8	4	13624	24787
T281	A	0000EB80	4	13671	24788
T282	A	0000EC48	4	13717	24789
T283	A	0000ED10	4	13764	24790
T284	A	0000EDD8	4	13810	24791
T285	A	0000EEA0	4	13859	24792
T286	A	0000EF68	4	13905	24793
T287	A	0000F030	4	13952	24794
T288	A	0000F0F8	4	13998	24795
T289	A	0000F1C0	4	14045	24796
T29	A	000026A0	4	1884	24536
T290	A	0000F288	4	14091	24797
T291	A	0000F350	4	14138	24798
T292	A	0000F418	4	14184	24799
T293	A	0000F4E0	4	14233	24800
T294	A	0000F5A8	4	14279	24801
T295	A	0000F670	4	14326	24802
T296	A	0000F738	4	14372	24803
T297	A	0000F800	4	14419	24804
T298	A	0000F8C8	4	14465	24805
T299	A	0000F990	4	14512	24806
T3	A	00001250	4	661	24510
T30	A	00002768	4	1930	24537
T300	A	0000FA58	4	14558	24807
T301	A	0000FB20	4	14607	24808
T302	A	0000FBE8	4	14653	24809
T303	A	0000FCB0	4	14700	24810
T304	A	0000FD78	4	14746	24811
T305	A	0000FE40	4	14793	24812
T306	A	0000FF08	4	14839	24813
T307	A	0000FFD0	4	14886	24814
T308	A	00010098	4	14932	24815
T309	A	00010160	4	14979	24816
T31	A	00002830	4	1979	24538
T310	A	00010228	4	15025	24817
T311	A	000102F0	4	15074	24818
T312	A	000103B8	4	15120	24819
T313	A	00010480	4	15167	24820
T314	A	00010548	4	15213	24821
T315	A	00010610	4	15260	24822
T316	A	000106D8	4	15306	24823
T317	A	000107A0	4	15353	24824
T318	A	00010868	4	15399	24825
T319	A	00010930	4	15446	24826
T32	A	000028F8	4	2025	24539
T320	A	000109F8	4	15492	24827
T321	A	00010AC0	4	15541	24828
T322	A	00010B88	4	15587	24829
T323	A	00010C50	4	15634	24830
T324	A	00010D18	4	15680	24831
T325	A	00010DE0	4	15727	24832
T326	A	00010EA8	4	15773	24833
T327	A	00010F70	4	15822	24834
T328	A	00011038	4	15868	24835
T329	A	00011100	4	15915	24836
T33	A	000029C0	4	2072	24540

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T330	A	000111C8	4	15961	24837
T331	A	00011290	4	16008	24838
T332	A	00011358	4	16054	24839
T333	A	00011420	4	16103	24840
T334	A	000114E8	4	16149	24841
T335	A	000115B0	4	16196	24842
T336	A	00011678	4	16242	24843
T337	A	00011740	4	16289	24844
T338	A	00011808	4	16335	24845
T339	A	000118D0	4	16382	24846
T34	A	00002A88	4	2118	24541
T340	A	00011998	4	16428	24847
T341	A	00011A60	4	16475	24848
T342	A	00011B28	4	16521	24849
T343	A	00011BF0	4	16570	24850
T344	A	00011CB8	4	16616	24851
T345	A	00011D80	4	16663	24852
T346	A	00011E48	4	16709	24853
T347	A	00011F10	4	16756	24854
T348	A	00011FD8	4	16802	24855
T349	A	000120A0	4	16849	24856
T35	A	00002B50	4	2165	24542
T350	A	00012168	4	16895	24857
T351	A	00012230	4	16942	24858
T352	A	000122F8	4	16988	24859
T353	A	000123C0	4	17037	24860
T354	A	00012488	4	17083	24861
T355	A	00012550	4	17130	24862
T356	A	00012618	4	17176	24863
T357	A	000126E0	4	17223	24864
T358	A	000127A8	4	17269	24865
T359	A	00012870	4	17316	24866
T36	A	00002C18	4	2211	24543
T360	A	00012938	4	17362	24867
T361	A	00012A00	4	17411	24868
T362	A	00012AC8	4	17457	24869
T363	A	00012B90	4	17504	24870
T364	A	00012C58	4	17550	24871
T365	A	00012D20	4	17597	24872
T366	A	00012DE8	4	17643	24873
T367	A	00012EB0	4	17690	24874
T368	A	00012F78	4	17736	24875
T369	A	00013040	4	17785	24876
T37	A	00002CE0	4	2258	24544
T370	A	00013108	4	17831	24877
T371	A	000131D0	4	17878	24878
T372	A	00013298	4	17924	24879
T373	A	00013360	4	17971	24880
T374	A	00013428	4	18017	24881
T375	A	000134F0	4	18064	24882
T376	A	000135B8	4	18110	24883
T377	A	00013680	4	18157	24884
T378	A	00013748	4	18203	24885
T379	A	00013810	4	18250	24886
T38	A	00002DA8	4	2304	24545
T380	A	000138D8	4	18296	24887

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T381	A	000139A0	4	18345	24888
T382	A	00013A68	4	18391	24889
T383	A	00013B30	4	18438	24890
T384	A	00013BF8	4	18484	24891
T385	A	00013CC0	4	18531	24892
T386	A	00013D88	4	18577	24893
T387	A	00013E50	4	18624	24894
T388	A	00013F18	4	18670	24895
T389	A	00013FE0	4	18717	24896
T39	A	00002E70	4	2353	24546
T390	A	000140A8	4	18763	24897
T391	A	00014170	4	18810	24898
T392	A	00014238	4	18856	24899
T393	A	00014300	4	18903	24900
T394	A	000143C8	4	18949	24901
T395	A	00014490	4	18996	24902
T396	A	00014558	4	19042	24903
T397	A	00014620	4	19091	24904
T398	A	000146E8	4	19137	24905
T399	A	000147B0	4	19184	24906
T4	A	00001318	4	707	24511
T40	A	00002F38	4	2399	24547
T400	A	00014878	4	19230	24907
T401	A	00014940	4	19277	24908
T402	A	00014A08	4	19323	24909
T403	A	00014AD0	4	19370	24910
T404	A	00014B98	4	19416	24911
T405	A	00014C60	4	19463	24912
T406	A	00014D28	4	19509	24913
T407	A	00014DF0	4	19556	24914
T408	A	00014EB8	4	19602	24915
T409	A	00014F80	4	19649	24916
T41	A	00003000	4	2446	24548
T410	A	00015048	4	19695	24917
T411	A	00015110	4	19742	24918
T412	A	000151D8	4	19788	24919
T413	A	000152A0	4	19837	24920
T414	A	00015368	4	19883	24921
T415	A	00015430	4	19930	24922
T416	A	000154F8	4	19976	24923
T417	A	000155C0	4	20023	24924
T418	A	00015688	4	20069	24925
T419	A	00015750	4	20116	24926
T42	A	000030C8	4	2492	24549
T420	A	00015818	4	20162	24927
T421	A	000158E0	4	20209	24928
T422	A	000159A8	4	20255	24929
T423	A	00015A70	4	20302	24930
T424	A	00015B38	4	20348	24931
T425	A	00015C00	4	20395	24932
T426	A	00015CC8	4	20441	24933
T427	A	00015D90	4	20488	24934
T428	A	00015E58	4	20534	24935
T429	A	00015F20	4	20583	24936
T43	A	00003190	4	2539	24550
T430	A	00015FE8	4	20629	24937

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T431	A	000160B0	4	20676	24938
T432	A	00016178	4	20722	24939
T433	A	00016240	4	20769	24940
T434	A	00016308	4	20815	24941
T435	A	000163D0	4	20862	24942
T436	A	00016498	4	20908	24943
T437	A	00016560	4	20955	24944
T438	A	00016628	4	21001	24945
T439	A	000166F0	4	21048	24946
T44	A	00003258	4	2585	24551
T440	A	000167B8	4	21094	24947
T441	A	00016880	4	21141	24948
T442	A	00016948	4	21187	24949
T443	A	00016A10	4	21234	24950
T444	A	00016AD8	4	21280	24951
T445	A	00016BA0	4	21329	24952
T446	A	00016C68	4	21375	24953
T447	A	00016D30	4	21422	24954
T448	A	00016DF8	4	21468	24955
T449	A	00016EC0	4	21515	24956
T45	A	00003320	4	2632	24552
T450	A	00016F88	4	21561	24957
T451	A	00017050	4	21608	24958
T452	A	00017118	4	21654	24959
T453	A	000171E0	4	21701	24960
T454	A	000172A8	4	21747	24961
T455	A	00017370	4	21794	24962
T456	A	00017438	4	21840	24963
T457	A	00017500	4	21887	24964
T458	A	000175C8	4	21933	24965
T459	A	00017690	4	21980	24966
T46	A	000033E8	4	2678	24553
T460	A	00017758	4	22026	24967
T461	A	00017820	4	22075	24968
T462	A	000178E8	4	22121	24969
T463	A	000179B0	4	22168	24970
T464	A	00017A78	4	22214	24971
T465	A	00017B40	4	22261	24972
T466	A	00017C08	4	22307	24973
T467	A	00017CD0	4	22354	24974
T468	A	00017D98	4	22400	24975
T469	A	00017E60	4	22447	24976
T47	A	000034B0	4	2727	24554
T470	A	00017F28	4	22493	24977
T471	A	00017FF0	4	22540	24978
T472	A	000180B8	4	22586	24979
T473	A	00018180	4	22633	24980
T474	A	00018248	4	22679	24981
T475	A	00018310	4	22726	24982
T476	A	000183D8	4	22772	24983
T477	A	000184A0	4	22821	24984
T478	A	00018568	4	22867	24985
T479	A	00018630	4	22914	24986
T48	A	00003578	4	2773	24555
T480	A	000186F8	4	22960	24987
T481	A	000187C0	4	23007	24988

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
T482	A	00018888	4	23053	24989
T483	A	00018950	4	23102	24990
T484	A	00018A18	4	23148	24991
T485	A	00018AE0	4	23195	24992
T486	A	00018BA8	4	23241	24993
T487	A	00018C70	4	23288	24994
T488	A	00018D38	4	23334	24995
T489	A	00018E00	4	23381	24996
T49	A	00003640	4	2820	24556
T490	A	00018EC8	4	23427	24997
T491	A	00018F90	4	23474	24998
T492	A	00019058	4	23520	24999
T493	A	00019120	4	23569	25000
T494	A	000191E8	4	23615	25001
T495	A	000192B0	4	23662	25002
T496	A	00019378	4	23708	25003
T497	A	00019440	4	23755	25004
T498	A	00019508	4	23801	25005
T499	A	000195D0	4	23848	25006
T5	A	000013E0	4	754	24512
T50	A	00003708	4	2866	24557
T500	A	00019698	4	23894	25007
T501	A	00019760	4	23941	25008
T502	A	00019828	4	23987	25009
T503	A	000198F0	4	24035	25010
T504	A	000199B8	4	24081	25011
T505	A	00019A80	4	24129	25012
T506	A	00019B48	4	24175	25013
T507	A	00019C10	4	24222	25014
T508	A	00019CD8	4	24268	25015
T509	A	00019DA0	4	24316	25016
T51	A	000037D0	4	2913	24558
T510	A	00019E68	4	24362	25017
T511	A	00019F30	4	24409	25018
T512	A	00019FF8	4	24455	25019
T52	A	00003898	4	2959	24559
T53	A	00003960	4	3008	24560
T54	A	00003A28	4	3054	24561
T55	A	00003AF0	4	3101	24562
T56	A	00003BB8	4	3147	24563
T57	A	00003C80	4	3194	24564
T58	A	00003D48	4	3240	24565
T59	A	00003E10	4	3289	24566
T6	A	000014A8	4	800	24513
T60	A	00003ED8	4	3335	24567
T61	A	00003FA0	4	3382	24568
T62	A	00004068	4	3428	24569
T63	A	00004130	4	3475	24570
T64	A	000041F8	4	3521	24571
T65	A	000042C0	4	3568	24572
T66	A	00004388	4	3614	24573
T67	A	00004450	4	3661	24574
T68	A	00004518	4	3707	24575
T69	A	000045E0	4	3756	24576
T7	A	00001570	4	849	24514
T70	A	000046A8	4	3802	24577

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
T71	A	00004770	4	3849	24578										
T72	A	00004838	4	3895	24579										
T73	A	00004900	4	3942	24580										
T74	A	000049C8	4	3988	24581										
T75	A	00004A90	4	4035	24582										
T76	A	00004B58	4	4081	24583										
T77	A	00004C20	4	4128	24584										
T78	A	00004CE8	4	4174	24585										
T79	A	00004DB0	4	4223	24586										
T8	A	00001638	4	895	24515										
T80	A	00004E78	4	4269	24587										
T81	A	00004F40	4	4316	24588										
T82	A	00005008	4	4362	24589										
T83	A	000050D0	4	4409	24590										
T84	A	00005198	4	4455	24591										
T85	A	00005260	4	4504	24592										
T86	A	00005328	4	4550	24593										
T87	A	000053F0	4	4597	24594										
T88	A	000054B8	4	4643	24595										
T89	A	00005580	4	4690	24596										
T9	A	00001700	4	942	24516										
T90	A	00005648	4	4736	24597										
T91	A	00005710	4	4785	24598										
T92	A	000057D8	4	4831	24599										
T93	A	000058A0	4	4878	24600										
T94	A	00005968	4	4924	24601										
T95	A	00005A30	4	4971	24602										
T96	A	00005AF8	4	5017	24603										
T97	A	00005BC0	4	5064	24604										
T98	A	00005C88	4	5110	24605										
T99	A	00005D50	4	5159	24606										
TESTING	F	00001004	4	403	239										
TNUM	H	00000004	2	441	238 286										
TSUB	A	00000000	4	440	242										
TTABLE	F	0001A0C8	4	24507											
V0	U	00000000	1	25052											
V1	U	00000001	1	25053	241	585	602	631	648	678	695	724	741	771	788
					817	834	866	883	912	929	959	976	1005	1022	1052
					1069	1098	1115	1147	1164	1193	1210	1240	1257	1286	1303
					1333	1350	1379	1396	1428	1445	1474	1491	1521	1538	1567
					1584	1614	1631	1660	1677	1707	1724	1753	1770	1800	1817
					1846	1863	1901	1918	1947	1964	1996	2013	2042	2059	2089
					2106	2135	2152	2182	2199	2228	2245	2275	2292	2321	2338
					2370	2387	2416	2433	2463	2480	2509	2526	2556	2573	2602
					2619	2649	2666	2695	2712	2744	2761	2790	2807	2837	2854
					2883	2900	2930	2947	2976	2993	3025	3042	3071	3088	3118
					3135	3164	3181	3211	3228	3257	3274	3306	3323	3352	3369
					3399	3416	3445	3462	3492	3509	3538	3555	3585	3602	3631
					3648	3678	3695	3724	3741	3773	3790	3819	3836	3866	3883
					3912	3929	3959	3976	4005	4022	4052	4069	4098	4115	4145
					4162	4191	4208	4240	4257	4286	4303	4333	4350	4379	4396
					4426	4443	4472	4489	4521	4538	4567	4584	4614	4631	4660
					4677	4707	4724	4753	4770	4802	4819	4848	4865	4895	4912
					4941	4958	4988	5005	5034	5051	5081	5098	5127	5144	5176
					5193	5222	5239	5269	5286	5315	5332	5362	5379	5408	5425
					5455	5472	5501	5518	5550	5567	5596	5613	5643	5660	5689

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
					5706	5744	5761	5790	5807	5837	5854	5883	5900	5930	5947
					5976	5993	6023	6040	6069	6086	6116	6133	6162	6179	6211
					6228	6257	6274	6304	6321	6350	6367	6397	6414	6443	6460
					6492	6509	6538	6555	6585	6602	6631	6648	6678	6695	6724
					6741	6773	6790	6819	6836	6866	6883	6912	6929	6959	6976
					7005	7022	7065	7082	7111	7128	7158	7175	7204	7221	7251
					7268	7297	7314	7344	7361	7390	7407	7437	7454	7483	7500
					7532	7549	7578	7595	7625	7642	7671	7688	7718	7735	7764
					7781	7811	7828	7857	7874	7904	7921	7950	7967	7999	8016
					8045	8062	8092	8109	8138	8155	8185	8202	8231	8248	8278
					8295	8324	8341	8371	8388	8417	8434	8466	8483	8512	8529
					8559	8576	8605	8622	8652	8669	8698	8715	8747	8764	8793
					8810	8840	8857	8886	8903	8933	8950	8979	8996	9026	9043
					9072	9089	9119	9136	9165	9182	9212	9229	9258	9275	9305
					9322	9351	9368	9398	9415	9444	9461	9493	9510	9539	9556
					9586	9603	9632	9649	9679	9696	9725	9742	9772	9789	9818
					9835	9865	9882	9911	9928	9958	9975	10004	10021	10051	10068
					10097	10114	10144	10161	10190	10207	10239	10256	10285	10302	10332
					10349	10378	10395	10425	10442	10471	10488	10518	10535	10564	10581
					10611	10628	10657	10674	10704	10721	10750	10767	10797	10814	10843
					10860	10890	10907	10936	10953	10985	11002	11031	11048	11078	11095
					11124	11141	11171	11188	11217	11234	11264	11281	11310	11327	11357
					11374	11403	11420	11450	11467	11496	11513	11543	11560	11589	11606
					11636	11653	11682	11699	11731	11748	11777	11794	11824	11841	11870
					11887	11917	11934	11963	11980	12010	12027	12056	12073	12103	12120
					12149	12166	12196	12213	12242	12259	12289	12306	12335	12352	12382
					12399	12428	12445	12477	12494	12523	12540	12570	12587	12616	12633
					12663	12680	12709	12726	12756	12773	12802	12819	12849	12866	12895
					12912	12942	12959	12988	13005	13035	13052	13081	13098	13128	13145
					13174	13191	13223	13240	13269	13286	13316	13333	13362	13379	13409
					13426	13455	13472	13502	13519	13548	13565	13595	13612	13641	13658
					13688	13705	13734	13751	13781	13798	13827	13844	13876	13893	13922
					13939	13969	13986	14015	14032	14062	14079	14108	14125	14155	14172
					14201	14218	14250	14267	14296	14313	14343	14360	14389	14406	14436
					14453	14482	14499	14529	14546	14575	14592	14624	14641	14670	14687
					14717	14734	14763	14780	14810	14827	14856	14873	14903	14920	14949
					14966	14996	15013	15042	15059	15091	15108	15137	15154	15184	15201
					15230	15247	15277	15294	15323	15340	15370	15387	15416	15433	15463
					15480	15509	15526	15558	15575	15604	15621	15651	15668	15697	15714
					15744	15761	15790	15807	15839	15856	15885	15902	15932	15949	15978
					15995	16025	16042	16071	16088	16120	16137	16166	16183	16213	16230
					16259	16276	16306	16323	16352	16369	16399	16416	16445	16462	16492
					16509	16538	16555	16587	16604	16633	16650	16680	16697	16726	16743
					16773	16790	16819	16836	16866	16883	16912	16929	16959	16976	17005
					17022	17054	17071	17100	17117	17147	17164	17193	17210	17240	17257
					17286	17303	17333	17350	17379	17396	17428	17445	17474	17491	17521
					17538	17567	17584	17614	17631	17660	17677	17707	17724	17753	17770
					17802	17819	17848	17865	17895	17912	17941	17958	17988	18005	18034
					18051	18081	18098	18127	18144	18174	18191	18220	18237	18267	18284
					18313	18330	18362	18379	18408	18425	18455	18472	18501	18518	18548
					18565	18594	18611	18641	18658	18687	18704	18734	18751	18780	18797
					18827	18844	18873	18890	18920	18937	18966	18983	19013	19030	19059
					19076	19108	19125	19154	19171	19201	19218	19247	19264	19294	19311
					19340	19357	19387	19404	19433	19450	19480	19497	19526	19543	19573
					19590	19619	19636	19666	19683	19712	19729	19759	19776	19805	19822
					19854	19871	19900	19917	19947	19964	19993	20010	20040	20057	20086

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
					20103	20133	20150	20179	20196	20226	20243	20272	20289	20319	20336
					20365	20382	20412	20429	20458	20475	20505	20522	20551	20568	20600
					20617	20646	20663	20693	20710	20739	20756	20786	20803	20832	20849
					20879	20896	20925	20942	20972	20989	21018	21035	21065	21082	21111
					21128	21158	21175	21204	21221	21251	21268	21297	21314	21346	21363
					21392	21409	21439	21456	21485	21502	21532	21549	21578	21595	21625
					21642	21671	21688	21718	21735	21764	21781	21811	21828	21857	21874
					21904	21921	21950	21967	21997	22014	22043	22060	22092	22109	22138
					22155	22185	22202	22231	22248	22278	22295	22324	22341	22371	22388
					22417	22434	22464	22481	22510	22527	22557	22574	22603	22620	22650
					22667	22696	22713	22743	22760	22789	22806	22838	22855	22884	22901
					22931	22948	22977	22994	23024	23041	23070	23087	23119	23136	23165
					23182	23212	23229	23258	23275	23305	23322	23351	23368	23398	23415
					23444	23461	23491	23508	23537	23554	23586	23603	23632	23649	23679
					23696	23725	23742	23772	23789	23818	23835	23865	23882	23911	23928
					23958	23975	24004	24021	24052	24069	24098	24115	24146	24163	24192
					24209	24239	24256	24285	24302	24333	24350	24379	24396	24426	24443
					24472	24489									
V10	U	00000000A	1	25062											
V11	U	00000000B	1	25063											
V12	U	00000000C	1	25064											
V13	U	00000000D	1	25065											
V14	U	00000000E	1	25066											
V15	U	00000000F	1	25067											
V16	U	000000010	1	25068											
V17	U	000000011	1	25069											
V18	U	000000012	1	25070											
V19	U	000000013	1	25071											
V1FUDGE	C	00001094	16	432	241	584	630	677	723	770	816	865	911	958	1004
					1051	1097	1146	1192	1239	1285	1332	1378	1427	1473	1520
					1566	1613	1659	1706	1752	1799	1845	1900	1946	1995	2041
					2088	2134	2181	2227	2274	2320	2369	2415	2462	2508	2555
					2601	2648	2694	2743	2789	2836	2882	2929	2975	3024	3070
					3117	3163	3210	3256	3305	3351	3398	3444	3491	3537	3584
					3630	3677	3723	3772	3818	3865	3911	3958	4004	4051	4097
					4144	4190	4239	4285	4332	4378	4425	4471	4520	4566	4613
					4659	4706	4752	4801	4847	4894	4940	4987	5033	5080	5126
					5175	5221	5268	5314	5361	5407	5454	5500	5549	5595	5642
					5688	5743	5789	5836	5882	5929	5975	6022	6068	6115	6161
					6210	6256	6303	6349	6396	6442	6491	6537	6584	6630	6677
					6723	6772	6818	6865	6911	6958	7004	7064	7110	7157	7203
					7250	7296	7343	7389	7436	7482	7531	7577	7624	7670	7717
					7763	7810	7856	7903	7949	7998	8044	8091	8137	8184	8230
					8277	8323	8370	8416	8465	8511	8558	8604	8651	8697	8746
					8792	8839	8885	8932	8978	9025	9071	9118	9164	9211	9257
					9304	9350	9397	9443	9492	9538	9585	9631	9678	9724	9771
					9817	9864	9910	9957	10003	10050	10096	10143	10189	10238	10284
					10331	10377	10424	10470	10517	10563	10610	10656	10703	10749	10796
					10842	10889	10935	10984	11030	11077	11123	11170	11216	11263	11309
					11356	11402	11449	11495	11542	11588	11635	11681	11730	11776	11823
					11869	11916	11962	12009	12055	12102	12148	12195	12241	12288	12334
					12381	12427	12476	12522	12569	12615	12662	12708	12755	12801	12848
					12894	12941	12987	13034	13080	13127	13173	13222	13268	13315	13361
					13408	13454	13501	13547	13594	13640	13687	13733	13780	13826	13875
					13921	13968	14014	14061	14107	14154	14200	14249	14295	14342	14388
					14435	14481	14528	14574	14623	14669	14716	14762	14809	14855	14902

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
V10132	X	00007748	16	6718	6741
V10133	X	00007810	16	6767	6790
V10134	X	000078D8	16	6813	6836
V10135	X	000079A0	16	6860	6883
V10136	X	00007A68	16	6906	6929
V10137	X	00007B30	16	6953	6976
V10138	X	00007BF8	16	6999	7022
V10139	X	00007CC0	16	7059	7082
V1014	X	00001B18	16	1187	1210
V10140	X	00007D88	16	7105	7128
V10141	X	00007E50	16	7152	7175
V10142	X	00007F18	16	7198	7221
V10143	X	00007FE0	16	7245	7268
V10144	X	000080A8	16	7291	7314
V10145	X	00008170	16	7338	7361
V10146	X	00008238	16	7384	7407
V10147	X	00008300	16	7431	7454
V10148	X	000083C8	16	7477	7500
V10149	X	00008490	16	7526	7549
V1015	X	00001BE0	16	1234	1257
V10150	X	00008558	16	7572	7595
V10151	X	00008620	16	7619	7642
V10152	X	000086E8	16	7665	7688
V10153	X	000087B0	16	7712	7735
V10154	X	00008878	16	7758	7781
V10155	X	00008940	16	7805	7828
V10156	X	00008A08	16	7851	7874
V10157	X	00008AD0	16	7898	7921
V10158	X	00008B98	16	7944	7967
V10159	X	00008C60	16	7993	8016
V1016	X	00001CA8	16	1280	1303
V10160	X	00008D28	16	8039	8062
V10161	X	00008DF0	16	8086	8109
V10162	X	00008EB8	16	8132	8155
V10163	X	00008F80	16	8179	8202
V10164	X	00009048	16	8225	8248
V10165	X	00009110	16	8272	8295
V10166	X	000091D8	16	8318	8341
V10167	X	000092A0	16	8365	8388
V10168	X	00009368	16	8411	8434
V10169	X	00009430	16	8460	8483
V1017	X	00001D70	16	1327	1350
V10170	X	000094F8	16	8506	8529
V10171	X	000095C0	16	8553	8576
V10172	X	00009688	16	8599	8622
V10173	X	00009750	16	8646	8669
V10174	X	00009818	16	8692	8715
V10175	X	000098E0	16	8741	8764
V10176	X	000099A8	16	8787	8810
V10177	X	00009A70	16	8834	8857
V10178	X	00009B38	16	8880	8903
V10179	X	00009C00	16	8927	8950
V1018	X	00001E38	16	1373	1396
V10180	X	00009CC8	16	8973	8996
V10181	X	00009D90	16	9020	9043
V10182	X	00009E58	16	9066	9089

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
V10183	X	00009F20	16	9113	9136
V10184	X	00009FE8	16	9159	9182
V10185	X	0000A0B0	16	9206	9229
V10186	X	0000A178	16	9252	9275
V10187	X	0000A240	16	9299	9322
V10188	X	0000A308	16	9345	9368
V10189	X	0000A3D0	16	9392	9415
V1019	X	00001F00	16	1422	1445
V10190	X	0000A498	16	9438	9461
V10191	X	0000A560	16	9487	9510
V10192	X	0000A628	16	9533	9556
V10193	X	0000A6F0	16	9580	9603
V10194	X	0000A7B8	16	9626	9649
V10195	X	0000A880	16	9673	9696
V10196	X	0000A948	16	9719	9742
V10197	X	0000AA10	16	9766	9789
V10198	X	0000AAD8	16	9812	9835
V10199	X	0000ABA0	16	9859	9882
V102	X	000011B8	16	625	648
V1020	X	00001FC8	16	1468	1491
V10200	X	0000AC68	16	9905	9928
V10201	X	0000AD30	16	9952	9975
V10202	X	0000ADF8	16	9998	10021
V10203	X	0000AEC0	16	10045	10068
V10204	X	0000AF88	16	10091	10114
V10205	X	0000B050	16	10138	10161
V10206	X	0000B118	16	10184	10207
V10207	X	0000B1E0	16	10233	10256
V10208	X	0000B2A8	16	10279	10302
V10209	X	0000B370	16	10326	10349
V1021	X	00002090	16	1515	1538
V10210	X	0000B438	16	10372	10395
V10211	X	0000B500	16	10419	10442
V10212	X	0000B5C8	16	10465	10488
V10213	X	0000B690	16	10512	10535
V10214	X	0000B758	16	10558	10581
V10215	X	0000B820	16	10605	10628
V10216	X	0000B8E8	16	10651	10674
V10217	X	0000B9B0	16	10698	10721
V10218	X	0000BA78	16	10744	10767
V10219	X	0000BB40	16	10791	10814
V1022	X	00002158	16	1561	1584
V10220	X	0000BC08	16	10837	10860
V10221	X	0000BCD0	16	10884	10907
V10222	X	0000BD98	16	10930	10953
V10223	X	0000BE60	16	10979	11002
V10224	X	0000BF28	16	11025	11048
V10225	X	0000BFF0	16	11072	11095
V10226	X	0000C0B8	16	11118	11141
V10227	X	0000C180	16	11165	11188
V10228	X	0000C248	16	11211	11234
V10229	X	0000C310	16	11258	11281
V1023	X	00002220	16	1608	1631
V10230	X	0000C3D8	16	11304	11327
V10231	X	0000C4A0	16	11351	11374
V10232	X	0000C568	16	11397	11420

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
V10233	X	0000C630	16	11444	11467
V10234	X	0000C6F8	16	11490	11513
V10235	X	0000C7C0	16	11537	11560
V10236	X	0000C888	16	11583	11606
V10237	X	0000C950	16	11630	11653
V10238	X	0000CA18	16	11676	11699
V10239	X	0000CAE0	16	11725	11748
V1024	X	000022E8	16	1654	1677
V10240	X	0000CBA8	16	11771	11794
V10241	X	0000CC70	16	11818	11841
V10242	X	0000CD38	16	11864	11887
V10243	X	0000CE00	16	11911	11934
V10244	X	0000CEC8	16	11957	11980
V10245	X	0000CF90	16	12004	12027
V10246	X	0000D058	16	12050	12073
V10247	X	0000D120	16	12097	12120
V10248	X	0000D1E8	16	12143	12166
V10249	X	0000D2B0	16	12190	12213
V1025	X	000023B0	16	1701	1724
V10250	X	0000D378	16	12236	12259
V10251	X	0000D440	16	12283	12306
V10252	X	0000D508	16	12329	12352
V10253	X	0000D5D0	16	12376	12399
V10254	X	0000D698	16	12422	12445
V10255	X	0000D760	16	12471	12494
V10256	X	0000D828	16	12517	12540
V10257	X	0000D8F0	16	12564	12587
V10258	X	0000D9B8	16	12610	12633
V10259	X	0000DA80	16	12657	12680
V1026	X	00002478	16	1747	1770
V10260	X	0000DB48	16	12703	12726
V10261	X	0000DC10	16	12750	12773
V10262	X	0000DCD8	16	12796	12819
V10263	X	0000DDA0	16	12843	12866
V10264	X	0000DE68	16	12889	12912
V10265	X	0000DF30	16	12936	12959
V10266	X	0000DFF8	16	12982	13005
V10267	X	0000E0C0	16	13029	13052
V10268	X	0000E188	16	13075	13098
V10269	X	0000E250	16	13122	13145
V1027	X	00002540	16	1794	1817
V10270	X	0000E318	16	13168	13191
V10271	X	0000E3E0	16	13217	13240
V10272	X	0000E4A8	16	13263	13286
V10273	X	0000E570	16	13310	13333
V10274	X	0000E638	16	13356	13379
V10275	X	0000E700	16	13403	13426
V10276	X	0000E7C8	16	13449	13472
V10277	X	0000E890	16	13496	13519
V10278	X	0000E958	16	13542	13565
V10279	X	0000EA20	16	13589	13612
V1028	X	00002608	16	1840	1863
V10280	X	0000EAE8	16	13635	13658
V10281	X	0000EBB0	16	13682	13705
V10282	X	0000EC78	16	13728	13751
V10283	X	0000ED40	16	13775	13798

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
V10284	X	0000EE08	16	13821	13844
V10285	X	0000EED0	16	13870	13893
V10286	X	0000EF98	16	13916	13939
V10287	X	0000F060	16	13963	13986
V10288	X	0000F128	16	14009	14032
V10289	X	0000F1F0	16	14056	14079
V1029	X	000026D0	16	1895	1918
V10290	X	0000F2B8	16	14102	14125
V10291	X	0000F380	16	14149	14172
V10292	X	0000F448	16	14195	14218
V10293	X	0000F510	16	14244	14267
V10294	X	0000F5D8	16	14290	14313
V10295	X	0000F6A0	16	14337	14360
V10296	X	0000F768	16	14383	14406
V10297	X	0000F830	16	14430	14453
V10298	X	0000F8F8	16	14476	14499
V10299	X	0000F9C0	16	14523	14546
V103	X	00001280	16	672	695
V1030	X	00002798	16	1941	1964
V10300	X	0000FA88	16	14569	14592
V10301	X	0000FB50	16	14618	14641
V10302	X	0000FC18	16	14664	14687
V10303	X	0000FCE0	16	14711	14734
V10304	X	0000FDA8	16	14757	14780
V10305	X	0000FE70	16	14804	14827
V10306	X	0000FF38	16	14850	14873
V10307	X	00010000	16	14897	14920
V10308	X	000100C8	16	14943	14966
V10309	X	00010190	16	14990	15013
V1031	X	00002860	16	1990	2013
V10310	X	00010258	16	15036	15059
V10311	X	00010320	16	15085	15108
V10312	X	000103E8	16	15131	15154
V10313	X	000104B0	16	15178	15201
V10314	X	00010578	16	15224	15247
V10315	X	00010640	16	15271	15294
V10316	X	00010708	16	15317	15340
V10317	X	000107D0	16	15364	15387
V10318	X	00010898	16	15410	15433
V10319	X	00010960	16	15457	15480
V1032	X	00002928	16	2036	2059
V10320	X	00010A28	16	15503	15526
V10321	X	00010AF0	16	15552	15575
V10322	X	00010BB8	16	15598	15621
V10323	X	00010C80	16	15645	15668
V10324	X	00010D48	16	15691	15714
V10325	X	00010E10	16	15738	15761
V10326	X	00010ED8	16	15784	15807
V10327	X	00010FA0	16	15833	15856
V10328	X	00011068	16	15879	15902
V10329	X	00011130	16	15926	15949
V1033	X	000029F0	16	2083	2106
V10330	X	000111F8	16	15972	15995
V10331	X	000112C0	16	16019	16042
V10332	X	00011388	16	16065	16088
V10333	X	00011450	16	16114	16137

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
V10334	X	00011518	16	16160	16183
V10335	X	000115E0	16	16207	16230
V10336	X	000116A8	16	16253	16276
V10337	X	00011770	16	16300	16323
V10338	X	00011838	16	16346	16369
V10339	X	00011900	16	16393	16416
V1034	X	00002AB8	16	2129	2152
V10340	X	000119C8	16	16439	16462
V10341	X	00011A90	16	16486	16509
V10342	X	00011B58	16	16532	16555
V10343	X	00011C20	16	16581	16604
V10344	X	00011CE8	16	16627	16650
V10345	X	00011DB0	16	16674	16697
V10346	X	00011E78	16	16720	16743
V10347	X	00011F40	16	16767	16790
V10348	X	00012008	16	16813	16836
V10349	X	000120D0	16	16860	16883
V1035	X	00002B80	16	2176	2199
V10350	X	00012198	16	16906	16929
V10351	X	00012260	16	16953	16976
V10352	X	00012328	16	16999	17022
V10353	X	000123F0	16	17048	17071
V10354	X	000124B8	16	17094	17117
V10355	X	00012580	16	17141	17164
V10356	X	00012648	16	17187	17210
V10357	X	00012710	16	17234	17257
V10358	X	000127D8	16	17280	17303
V10359	X	000128A0	16	17327	17350
V1036	X	00002C48	16	2222	2245
V10360	X	00012968	16	17373	17396
V10361	X	00012A30	16	17422	17445
V10362	X	00012AF8	16	17468	17491
V10363	X	00012BC0	16	17515	17538
V10364	X	00012C88	16	17561	17584
V10365	X	00012D50	16	17608	17631
V10366	X	00012E18	16	17654	17677
V10367	X	00012EE0	16	17701	17724
V10368	X	00012FA8	16	17747	17770
V10369	X	00013070	16	17796	17819
V1037	X	00002D10	16	2269	2292
V10370	X	00013138	16	17842	17865
V10371	X	00013200	16	17889	17912
V10372	X	000132C8	16	17935	17958
V10373	X	00013390	16	17982	18005
V10374	X	00013458	16	18028	18051
V10375	X	00013520	16	18075	18098
V10376	X	000135E8	16	18121	18144
V10377	X	000136B0	16	18168	18191
V10378	X	00013778	16	18214	18237
V10379	X	00013840	16	18261	18284
V1038	X	00002DD8	16	2315	2338
V10380	X	00013908	16	18307	18330
V10381	X	000139D0	16	18356	18379
V10382	X	00013A98	16	18402	18425
V10383	X	00013B60	16	18449	18472
V10384	X	00013C28	16	18495	18518

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
V10385	X	00013CF0	16	18542	18565
V10386	X	00013DB8	16	18588	18611
V10387	X	00013E80	16	18635	18658
V10388	X	00013F48	16	18681	18704
V10389	X	00014010	16	18728	18751
V1039	X	00002EA0	16	2364	2387
V10390	X	000140D8	16	18774	18797
V10391	X	000141A0	16	18821	18844
V10392	X	00014268	16	18867	18890
V10393	X	00014330	16	18914	18937
V10394	X	000143F8	16	18960	18983
V10395	X	000144C0	16	19007	19030
V10396	X	00014588	16	19053	19076
V10397	X	00014650	16	19102	19125
V10398	X	00014718	16	19148	19171
V10399	X	000147E0	16	19195	19218
V104	X	00001348	16	718	741
V1040	X	00002F68	16	2410	2433
V10400	X	000148A8	16	19241	19264
V10401	X	00014970	16	19288	19311
V10402	X	00014A38	16	19334	19357
V10403	X	00014B00	16	19381	19404
V10404	X	00014BC8	16	19427	19450
V10405	X	00014C90	16	19474	19497
V10406	X	00014D58	16	19520	19543
V10407	X	00014E20	16	19567	19590
V10408	X	00014EE8	16	19613	19636
V10409	X	00014FB0	16	19660	19683
V1041	X	00003030	16	2457	2480
V10410	X	00015078	16	19706	19729
V10411	X	00015140	16	19753	19776
V10412	X	00015208	16	19799	19822
V10413	X	000152D0	16	19848	19871
V10414	X	00015398	16	19894	19917
V10415	X	00015460	16	19941	19964
V10416	X	00015528	16	19987	20010
V10417	X	000155F0	16	20034	20057
V10418	X	000156B8	16	20080	20103
V10419	X	00015780	16	20127	20150
V1042	X	000030F8	16	2503	2526
V10420	X	00015848	16	20173	20196
V10421	X	00015910	16	20220	20243
V10422	X	000159D8	16	20266	20289
V10423	X	00015AA0	16	20313	20336
V10424	X	00015B68	16	20359	20382
V10425	X	00015C30	16	20406	20429
V10426	X	00015CF8	16	20452	20475
V10427	X	00015DC0	16	20499	20522
V10428	X	00015E88	16	20545	20568
V10429	X	00015F50	16	20594	20617
V1043	X	000031C0	16	2550	2573
V10430	X	00016018	16	20640	20663
V10431	X	000160E0	16	20687	20710
V10432	X	000161A8	16	20733	20756
V10433	X	00016270	16	20780	20803
V10434	X	00016338	16	20826	20849

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
V10435	X	00016400	16	20873	20896
V10436	X	000164C8	16	20919	20942
V10437	X	00016590	16	20966	20989
V10438	X	00016658	16	21012	21035
V10439	X	00016720	16	21059	21082
V1044	X	00003288	16	2596	2619
V10440	X	000167E8	16	21105	21128
V10441	X	000168B0	16	21152	21175
V10442	X	00016978	16	21198	21221
V10443	X	00016A40	16	21245	21268
V10444	X	00016B08	16	21291	21314
V10445	X	00016BD0	16	21340	21363
V10446	X	00016C98	16	21386	21409
V10447	X	00016D60	16	21433	21456
V10448	X	00016E28	16	21479	21502
V10449	X	00016EF0	16	21526	21549
V1045	X	00003350	16	2643	2666
V10450	X	00016FB8	16	21572	21595
V10451	X	00017080	16	21619	21642
V10452	X	00017148	16	21665	21688
V10453	X	00017210	16	21712	21735
V10454	X	000172D8	16	21758	21781
V10455	X	000173A0	16	21805	21828
V10456	X	00017468	16	21851	21874
V10457	X	00017530	16	21898	21921
V10458	X	000175F8	16	21944	21967
V10459	X	000176C0	16	21991	22014
V1046	X	00003418	16	2689	2712
V10460	X	00017788	16	22037	22060
V10461	X	00017850	16	22086	22109
V10462	X	00017918	16	22132	22155
V10463	X	000179E0	16	22179	22202
V10464	X	00017AA8	16	22225	22248
V10465	X	00017B70	16	22272	22295
V10466	X	00017C38	16	22318	22341
V10467	X	00017D00	16	22365	22388
V10468	X	00017DC8	16	22411	22434
V10469	X	00017E90	16	22458	22481
V1047	X	000034E0	16	2738	2761
V10470	X	00017F58	16	22504	22527
V10471	X	00018020	16	22551	22574
V10472	X	000180E8	16	22597	22620
V10473	X	000181B0	16	22644	22667
V10474	X	00018278	16	22690	22713
V10475	X	00018340	16	22737	22760
V10476	X	00018408	16	22783	22806
V10477	X	000184D0	16	22832	22855
V10478	X	00018598	16	22878	22901
V10479	X	00018660	16	22925	22948
V1048	X	000035A8	16	2784	2807
V10480	X	00018728	16	22971	22994
V10481	X	000187F0	16	23018	23041
V10482	X	000188B8	16	23064	23087
V10483	X	00018980	16	23113	23136
V10484	X	00018A48	16	23159	23182
V10485	X	00018B10	16	23206	23229

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
V10486	X	00018BD8	16	23252	23275
V10487	X	00018CA0	16	23299	23322
V10488	X	00018D68	16	23345	23368
V10489	X	00018E30	16	23392	23415
V1049	X	00003670	16	2831	2854
V10490	X	00018EF8	16	23438	23461
V10491	X	00018FC0	16	23485	23508
V10492	X	00019088	16	23531	23554
V10493	X	00019150	16	23580	23603
V10494	X	00019218	16	23626	23649
V10495	X	000192E0	16	23673	23696
V10496	X	000193A8	16	23719	23742
V10497	X	00019470	16	23766	23789
V10498	X	00019538	16	23812	23835
V10499	X	00019600	16	23859	23882
V105	X	00001410	16	765	788
V1050	X	00003738	16	2877	2900
V10500	X	000196C8	16	23905	23928
V10501	X	00019790	16	23952	23975
V10502	X	00019858	16	23998	24021
V10503	X	00019920	16	24046	24069
V10504	X	000199E8	16	24092	24115
V10505	X	00019AB0	16	24140	24163
V10506	X	00019B78	16	24186	24209
V10507	X	00019C40	16	24233	24256
V10508	X	00019D08	16	24279	24302
V10509	X	00019DD0	16	24327	24350
V1051	X	00003800	16	2924	2947
V10510	X	00019E98	16	24373	24396
V10511	X	00019F60	16	24420	24443
V10512	X	0001A028	16	24466	24489
V1052	X	000038C8	16	2970	2993
V1053	X	00003990	16	3019	3042
V1054	X	00003A58	16	3065	3088
V1055	X	00003B20	16	3112	3135
V1056	X	00003BE8	16	3158	3181
V1057	X	00003CB0	16	3205	3228
V1058	X	00003D78	16	3251	3274
V1059	X	00003E40	16	3300	3323
V106	X	000014D8	16	811	834
V1060	X	00003F08	16	3346	3369
V1061	X	00003FD0	16	3393	3416
V1062	X	00004098	16	3439	3462
V1063	X	00004160	16	3486	3509
V1064	X	00004228	16	3532	3555
V1065	X	000042F0	16	3579	3602
V1066	X	000043B8	16	3625	3648
V1067	X	00004480	16	3672	3695
V1068	X	00004548	16	3718	3741
V1069	X	00004610	16	3767	3790
V107	X	000015A0	16	860	883
V1070	X	000046D8	16	3813	3836
V1071	X	000047A0	16	3860	3883
V1072	X	00004868	16	3906	3929
V1073	X	00004930	16	3953	3976
V1074	X	000049F8	16	3999	4022

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES											
V1075	X	00004AC0	16	4046	4069											
V1076	X	00004B88	16	4092	4115											
V1077	X	00004C50	16	4139	4162											
V1078	X	00004D18	16	4185	4208											
V1079	X	00004DE0	16	4234	4257											
V108	X	00001668	16	906	929											
V1080	X	00004EA8	16	4280	4303											
V1081	X	00004F70	16	4327	4350											
V1082	X	00005038	16	4373	4396											
V1083	X	00005100	16	4420	4443											
V1084	X	000051C8	16	4466	4489											
V1085	X	00005290	16	4515	4538											
V1086	X	00005358	16	4561	4584											
V1087	X	00005420	16	4608	4631											
V1088	X	000054E8	16	4654	4677											
V1089	X	000055B0	16	4701	4724											
V109	X	00001730	16	953	976											
V1090	X	00005678	16	4747	4770											
V1091	X	00005740	16	4796	4819											
V1092	X	00005808	16	4842	4865											
V1093	X	000058D0	16	4889	4912											
V1094	X	00005998	16	4935	4958											
V1095	X	00005A60	16	4982	5005											
V1096	X	00005B28	16	5028	5051											
V1097	X	00005BF0	16	5075	5098											
V1098	X	00005CB8	16	5121	5144											
V1099	X	00005D80	16	5170	5193											
V10OUTPUT	X	00000030	16	452	246											
V2	U	00000002	1	25054	587	633	680	726	773	819	868	914	961	1007	1054	
					1100	1149	1195	1242	1288	1335	1381	1430	1476	1523	1569	
					1616	1662	1709	1755	1802	1848	1903	1949	1998	2044	2091	
					2137	2184	2230	2277	2323	2372	2418	2465	2511	2558	2604	
					2651	2697	2746	2792	2839	2885	2932	2978	3027	3073	3120	
					3166	3213	3259	3308	3354	3401	3447	3494	3540	3587	3633	
					3680	3726	3775	3821	3868	3914	3961	4007	4054	4100	4147	
					4193	4242	4288	4335	4381	4428	4474	4523	4569	4616	4662	
					4709	4755	4804	4850	4897	4943	4990	5036	5083	5129	5178	
					5224	5271	5317	5364	5410	5457	5503	5552	5598	5645	5691	
					5746	5792	5839	5885	5932	5978	6025	6071	6118	6164	6213	
					6259	6306	6352	6399	6445	6494	6540	6587	6633	6680	6726	
					6775	6821	6868	6914	6961	7007	7067	7113	7160	7206	7253	
					7299	7346	7392	7439	7485	7534	7580	7627	7673	7720	7766	
					7813	7859	7906	7952	8001	8047	8094	8140	8187	8233	8280	
					8326	8373	8419	8468	8514	8561	8607	8654	8700	8749	8795	
					8842	8888	8935	8981	9028	9074	9121	9167	9214	9260	9307	
					9353	9400	9446	9495	9541	9588	9634	9681	9727	9774	9820	
					9867	9913	9960	10006	10053	10099	10146	10192	10241	10287	10334	
					10380	10427	10473	10520	10566	10613	10659	10706	10752	10799	10845	
					10892	10938	10987	11033	11080	11126	11173	11219	11266	11312	11359	
					11405	11452	11498	11545	11591	11638	11684	11733	11779	11826	11872	
					11919	11965	12012	12058	12105	12151	12198	12244	12291	12337	12384	
					12430	12479	12525	12572	12618	12665	12711	12758	12804	12851	12897	
					12944	12990	13037	13083	13130	13176	13225	13271	13318	13364	13411	
					13457	13504	13550	13597	13643	13690	13736	13783	13829	13878	13924	
					13971	14017	14064	14110	14157	14203	14252	14298	14345	14391	14438	
					14484	14531	14577	14626	14672	14719	14765	14812	14858	14905	14951	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
					14998	15044	15093	15139	15186	15232	15279	15325	15372	15418	15465
					15511	15560	15606	15653	15699	15746	15792	15841	15887	15934	15980
					16027	16073	16122	16168	16215	16261	16308	16354	16401	16447	16494
					16540	16589	16635	16682	16728	16775	16821	16868	16914	16961	17007
					17056	17102	17149	17195	17242	17288	17335	17381	17430	17476	17523
					17569	17616	17662	17709	17755	17804	17850	17897	17943	17990	18036
					18083	18129	18176	18222	18269	18315	18364	18410	18457	18503	18550
					18596	18643	18689	18736	18782	18829	18875	18922	18968	19015	19061
					19110	19156	19203	19249	19296	19342	19389	19435	19482	19528	19575
					19621	19668	19714	19761	19807	19856	19902	19949	19995	20042	20088
					20135	20181	20228	20274	20321	20367	20414	20460	20507	20553	20602
					20648	20695	20741	20788	20834	20881	20927	20974	21020	21067	21113
					21160	21206	21253	21299	21348	21394	21441	21487	21534	21580	21627
					21673	21720	21766	21813	21859	21906	21952	21999	22045	22094	22140
					22187	22233	22280	22326	22373	22419	22466	22512	22559	22605	22652
					22698	22745	22791	22840	22886	22933	22979	23026	23072	23121	23167
					23214	23260	23307	23353	23400	23446	23493	23539	23588	23634	23681
					23727	23774	23820	23867	23913	23960	24006	24054	24100	24148	24194
					24241	24287	24335	24381	24428	24474					
V20	U	00000014	1	25072											
V21	U	00000015	1	25073											
V22	U	00000016	1	25074											
V23	U	00000017	1	25075											
V24	U	00000018	1	25076											
V25	U	00000019	1	25077											
V26	U	0000001A	1	25078											
V27	U	0000001B	1	25079											
V28	U	0000001C	1	25080											
V29	U	0000001D	1	25081											
V2ADDR	A	00000010	4	446	586	632	679	725	772	818	867	913	960	1006	1053
					1099	1148	1194	1241	1287	1334	1380	1429	1475	1522	1568
					1615	1661	1708	1754	1801	1847	1902	1948	1997	2043	2090
					2136	2183	2229	2276	2322	2371	2417	2464	2510	2557	2603
					2650	2696	2745	2791	2838	2884	2931	2977	3026	3072	3119
					3165	3212	3258	3307	3353	3400	3446	3493	3539	3586	3632
					3679	3725	3774	3820	3867	3913	3960	4006	4053	4099	4146
					4192	4241	4287	4334	4380	4427	4473	4522	4568	4615	4661
					4708	4754	4803	4849	4896	4942	4989	5035	5082	5128	5177
					5223	5270	5316	5363	5409	5456	5502	5551	5597	5644	5690
					5745	5791	5838	5884	5931	5977	6024	6070	6117	6163	6212
					6258	6305	6351	6398	6444	6493	6539	6586	6632	6679	6725
					6774	6820	6867	6913	6960	7006	7066	7112	7159	7205	7252
					7298	7345	7391	7438	7484	7533	7579	7626	7672	7719	7765
					7812	7858	7905	7951	8000	8046	8093	8139	8186	8232	8279
					8325	8372	8418	8467	8513	8560	8606	8653	8699	8748	8794
					8841	8887	8934	8980	9027	9073	9120	9166	9213	9259	9306
					9352	9399	9445	9494	9540	9587	9633	9680	9726	9773	9819
					9866	9912	9959	10005	10052	10098	10145	10191	10240	10286	10333
					10379	10426	10472	10519	10565	10612	10658	10705	10751	10798	10844
					10891	10937	10986	11032	11079	11125	11172	11218	11265	11311	11358
					11404	11451	11497	11544	11590	11637	11683	11732	11778	11825	11871
					11918	11964	12011	12057	12104	12150	12197	12243	12290	12336	12383
					12429	12478	12524	12571	12617	12664	12710	12757	12803	12850	12896
					12943	12989	13036	13082	13129	13175	13224	13270	13317	13363	13410
					13456	13503	13549	13596	13642	13689	13735	13782	13828	13877	13923
					13970	14016	14063	14109	14156	14202	14251	14297	14344	14390	14437

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
V3	U	00000003	1	25055	14483	14530	14576	14625	14671	14718	14764	14811	14857	14904	14950
					14997	15043	15092	15138	15185	15231	15278	15324	15371	15417	15464
					15510	15559	15605	15652	15698	15745	15791	15840	15886	15933	15979
					16026	16072	16121	16167	16214	16260	16307	16353	16400	16446	16493
					16539	16588	16634	16681	16727	16774	16820	16867	16913	16960	17006
					17055	17101	17148	17194	17241	17287	17334	17380	17429	17475	17522
					17568	17615	17661	17708	17754	17803	17849	17896	17942	17989	18035
					18082	18128	18175	18221	18268	18314	18363	18409	18456	18502	18549
					18595	18642	18688	18735	18781	18828	18874	18921	18967	19014	19060
					19109	19155	19202	19248	19295	19341	19388	19434	19481	19527	19574
					19620	19667	19713	19760	19806	19855	19901	19948	19994	20041	20087
					20134	20180	20227	20273	20320	20366	20413	20459	20506	20552	20601
					20647	20694	20740	20787	20833	20880	20926	20973	21019	21066	21112
					21159	21205	21252	21298	21347	21393	21440	21486	21533	21579	21626
					21672	21719	21765	21812	21858	21905	21951	21998	22044	22093	22139
					22186	22232	22279	22325	22372	22418	22465	22511	22558	22604	22651
					22697	22744	22790	22839	22885	22932	22978	23025	23071	23120	23166
					23213	23259	23306	23352	23399	23445	23492	23538	23587	23633	23680
					23726	23773	23819	23866	23912	23959	24005	24053	24099	24147	24193
					24240	24286	24334	24380	24427	24473					
					589	635	682	728	775	821	870	916	963	1009	1056
					1102	1151	1197	1244	1290	1337	1383	1432	1478	1525	1571
					1618	1664	1711	1757	1804	1850	1905	1951	2000	2046	2093
					2139	2186	2232	2279	2325	2374	2420	2467	2513	2560	2606
					2653	2699	2748	2794	2841	2887	2934	2980	3029	3075	3122
					3168	3215	3261	3310	3356	3403	3449	3496	3542	3589	3635
					3682	3728	3777	3823	3870	3916	3963	4009	4056	4102	4149
					4195	4244	4290	4337	4383	4430	4476	4525	4571	4618	4664
					4711	4757	4806	4852	4899	4945	4992	5038	5085	5131	5180
					5226	5273	5319	5366	5412	5459	5505	5554	5600	5647	5693
					5748	5794	5841	5887	5934	5980	6027	6073	6120	6166	6215
					6261	6308	6354	6401	6447	6496	6542	6589	6635	6682	6728
					6777	6823	6870	6916	6963	7009	7069	7115	7162	7208	7255
					7301	7348	7394	7441	7487	7536	7582	7629	7675	7722	7768
					7815	7861	7908	7954	8003	8049	8096	8142	8189	8235	8282
					8328	8375	8421	8470	8516	8563	8609	8656	8702	8751	8797
					8844	8890	8937	8983	9030	9076	9123	9169	9216	9262	9309
					9355	9402	9448	9497	9543	9590	9636	9683	9729	9776	9822
					9869	9915	9962	10008	10055	10101	10148	10194	10243	10289	10336
					10382	10429	10475	10522	10568	10615	10661	10708	10754	10801	10847
					10894	10940	10989	11035	11082	11128	11175	11221	11268	11314	11361
					11407	11454	11500	11547	11593	11640	11686	11735	11781	11828	11874
					11921	11967	12014	12060	12107	12153	12200	12246	12293	12339	12386
					12432	12481	12527	12574	12620	12667	12713	12760	12806	12853	12899
					12946	12992	13039	13085	13132	13178	13227	13273	13320	13366	13413
					13459	13506	13552	13599	13645	13692	13738	13785	13831	13880	13926
					13973	14019	14066	14112	14159	14205	14254	14300	14347	14393	14440
					14486	14533	14579	14628	14674	14721	14767	14814	14860	14907	14953
					15000	15046	15095	15141	15188	15234	15281	15327	15374	15420	15467
					15513	15562	15608	15655	15701	15748	15794	15843	15889	15936	15982
					16029	16075	16124	16170	16217	16263	16310	16356	16403	16449	16496
					16542	16591	16637	16684	16730	16777	16823	16870	16916	16963	17009
					17058	17104	17151	17197	17244	17290	17337	17383	17432	17478	17525
					17571	17618	17664	17711	17757	17806	17852	17899	17945	17992	18038
					18085	18131	18178	18224	18271	18317	18366	18412	18459	18505	18552
					18598	18645	18691	18738	18784	18831	18877	18924	18970	19017	19063

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
					19112	19158	19205	19251	19298	19344	19391	19437	19484	19530	19577
					19623	19670	19716	19763	19809	19858	19904	19951	19997	20044	20090
					20137	20183	20230	20276	20323	20369	20416	20462	20509	20555	20604
					20650	20697	20743	20790	20836	20883	20929	20976	21022	21069	21115
					21162	21208	21255	21301	21350	21396	21443	21489	21536	21582	21629
					21675	21722	21768	21815	21861	21908	21954	22001	22047	22096	22142
					22189	22235	22282	22328	22375	22421	22468	22514	22561	22607	22654
					22700	22747	22793	22842	22888	22935	22981	23028	23074	23123	23169
					23216	23262	23309	23355	23402	23448	23495	23541	23590	23636	23683
					23729	23776	23822	23869	23915	23962	24008	24056	24102	24150	24196
					24243	24289	24337	24383	24430	24476					
V30	U	0000001E	1	25082											
V31	U	0000001F	1	25083											
V3ADDR	A	00000014	4	447	588	634	681	727	774	820	869	915	962	1008	1055
					1101	1150	1196	1243	1289	1336	1382	1431	1477	1524	1570
					1617	1663	1710	1756	1803	1849	1904	1950	1999	2045	2092
					2138	2185	2231	2278	2324	2373	2419	2466	2512	2559	2605
					2652	2698	2747	2793	2840	2886	2933	2979	3028	3074	3121
					3167	3214	3260	3309	3355	3402	3448	3495	3541	3588	3634
					3681	3727	3776	3822	3869	3915	3962	4008	4055	4101	4148
					4194	4243	4289	4336	4382	4429	4475	4524	4570	4617	4663
					4710	4756	4805	4851	4898	4944	4991	5037	5084	5130	5179
					5225	5272	5318	5365	5411	5458	5504	5553	5599	5646	5692
					5747	5793	5840	5886	5933	5979	6026	6072	6119	6165	6214
					6260	6307	6353	6400	6446	6495	6541	6588	6634	6681	6727
					6776	6822	6869	6915	6962	7008	7068	7114	7161	7207	7254
					7300	7347	7393	7440	7486	7535	7581	7628	7674	7721	7767
					7814	7860	7907	7953	8002	8048	8095	8141	8188	8234	8281
					8327	8374	8420	8469	8515	8562	8608	8655	8701	8750	8796
					8843	8889	8936	8982	9029	9075	9122	9168	9215	9261	9308
					9354	9401	9447	9496	9542	9589	9635	9682	9728	9775	9821
					9868	9914	9961	10007	10054	10100	10147	10193	10242	10288	10335
					10381	10428	10474	10521	10567	10614	10660	10707	10753	10800	10846
					10893	10939	10988	11034	11081	11127	11174	11220	11267	11313	11360
					11406	11453	11499	11546	11592	11639	11685	11734	11780	11827	11873
					11920	11966	12013	12059	12106	12152	12199	12245	12292	12338	12385
					12431	12480	12526	12573	12619	12666	12712	12759	12805	12852	12898
					12945	12991	13038	13084	13131	13177	13226	13272	13319	13365	13412
					13458	13505	13551	13598	13644	13691	13737	13784	13830	13879	13925
					13972	14018	14065	14111	14158	14204	14253	14299	14346	14392	14439
					14485	14532	14578	14627	14673	14720	14766	14813	14859	14906	14952
					14999	15045	15094	15140	15187	15233	15280	15326	15373	15419	15466
					15512	15561	15607	15654	15700	15747	15793	15842	15888	15935	15981
					16028	16074	16123	16169	16216	16262	16309	16355	16402	16448	16495
					16541	16590	16636	16683	16729	16776	16822	16869	16915	16962	17008
					17057	17103	17150	17196	17243	17289	17336	17382	17431	17477	17524
					17570	17617	17663	17710	17756	17805	17851	17898	17944	17991	18037
					18084	18130	18177	18223	18270	18316	18365	18411	18458	18504	18551
					18597	18644	18690	18737	18783	18830	18876	18923	18969	19016	19062
					19111	19157	19204	19250	19297	19343	19390	19436	19483	19529	19576
					19622	19669	19715	19762	19808	19857	19903	19950	19996	20043	20089
					20136	20182	20229	20275	20322	20368	20415	20461	20508	20554	20603
					20649	20696	20742	20789	20835	20882	20928	20975	21021	21068	21114
					21161	21207	21254	21300	21349	21395	21442	21488	21535	21581	21628
					21674	21721	21767	21814	21860	21907	21953	22000	22046	22095	22141
					22188	22234	22281	22327	22374	22420	22467	22513	22560	22606	22653

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES										
V4	U	00000004	1	25056	22699	22746	22792	22841	22887	22934	22980	23027	23073	23122	23168
					23215	23261	23308	23354	23401	23447	23494	23540	23589	23635	23682
					23728	23775	23821	23868	23914	23961	24007	24055	24101	24149	24195
					24242	24288	24336	24382	24429	24475					
					591	637	684	730	777	823	872	918	965	1011	1058
					1104	1153	1199	1246	1292	1339	1385	1434	1480	1527	1573
					1620	1666	1713	1759	1806	1852	1907	1953	2002	2048	2095
					2141	2188	2234	2281	2327	2376	2422	2469	2515	2562	2608
					2655	2701	2750	2796	2843	2889	2936	2982	3031	3077	3124
					3170	3217	3263	3312	3358	3405	3451	3498	3544	3591	3637
					3684	3730	3779	3825	3872	3918	3965	4011	4058	4104	4151
					4197	4246	4292	4339	4385	4432	4478	4527	4573	4620	4666
					4713	4759	4808	4854	4901	4947	4994	5040	5087	5133	5182
					5228	5275	5321	5368	5414	5461	5507	5556	5602	5649	5695
					5750	5796	5843	5889	5936	5982	6029	6075	6122	6168	6217
					6263	6310	6356	6403	6449	6498	6544	6591	6637	6684	6730
					6779	6825	6872	6918	6965	7011	7071	7117	7164	7210	7257
					7303	7350	7396	7443	7489	7538	7584	7631	7677	7724	7770
					7817	7863	7910	7956	8005	8051	8098	8144	8191	8237	8284
					8330	8377	8423	8472	8518	8565	8611	8658	8704	8753	8799
					8846	8892	8939	8985	9032	9078	9125	9171	9218	9264	9311
					9357	9404	9450	9499	9545	9592	9638	9685	9731	9778	9824
					9871	9917	9964	10010	10057	10103	10150	10196	10245	10291	10338
					10384	10431	10477	10524	10570	10617	10663	10710	10756	10803	10849
					10896	10942	10991	11037	11084	11130	11177	11223	11270	11316	11363
					11409	11456	11502	11549	11595	11642	11688	11737	11783	11830	11876
					11923	11969	12016	12062	12109	12155	12202	12248	12295	12341	12388
					12434	12483	12529	12576	12622	12669	12715	12762	12808	12855	12901
					12948	12994	13041	13087	13134	13180	13229	13275	13322	13368	13415
					13461	13508	13554	13601	13647	13694	13740	13787	13833	13882	13928
					13975	14021	14068	14114	14161	14207	14256	14302	14349	14395	14442
					14488	14535	14581	14630	14676	14723	14769	14816	14862	14909	14955
					15002	15048	15097	15143	15190	15236	15283	15329	15376	15422	15469
					15515	15564	15610	15657	15703	15750	15796	15845	15891	15938	15984
					16031	16077	16126	16172	16219	16265	16312	16358	16405	16451	16498
					16544	16593	16639	16686	16732	16779	16825	16872	16918	16965	17011
					17060	17106	17153	17199	17246	17292	17339	17385	17434	17480	17527
					17573	17620	17666	17713	17759	17808	17854	17901	17947	17994	18040
					18087	18133	18180	18226	18273	18319	18368	18414	18461	18507	18554
					18600	18647	18693	18740	18786	18833	18879	18926	18972	19019	19065
					19114	19160	19207	19253	19300	19346	19393	19439	19486	19532	19579
					19625	19672	19718	19765	19811	19860	19906	19953	19999	20046	20092
					20139	20185	20232	20278	20325	20371	20418	20464	20511	20557	20606
					20652	20699	20745	20792	20838	20885	20931	20978	21024	21071	21117
					21164	21210	21257	21303	21352	21398	21445	21491	21538	21584	21631
					21677	21724	21770	21817	21863	21910	21956	22003	22049	22098	22144
					22191	22237	22284	22330	22377	22423	22470	22516	22563	22609	22656
					22702	22749	22795	22844	22890	22937	22983	23030	23076	23125	23171
					23218	23264	23311	23357	23404	23450	23497	23543	23592	23638	23685
					23731	23778	23824	23871	23917	23964	24010	24058	24104	24152	24198
V4ADDR	A	00000018	4	448	24245	24291	24339	24385	24432	24478					
					590	636	683	729	776	822	871	917	964	1010	1057
					1103	1152	1198	1245	1291	1338	1384	1433	1479	1526	1572
					1619	1665	1712	1758	1805	1851	1906	1952	2001	2047	2094
					2140	2187	2233	2280	2326	2375	2421	2468	2514	2561	2607
					2654	2700	2749	2795	2842	2888	2935	2981	3030	3076	3123

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X106	F	00006310	4	5498	5484
X107	F	000063D8	4	5547	5533
X108	F	000064A0	4	5593	5579
X109	F	00006568	4	5640	5626
X11	F	000018D8	4	1049	1035
X110	F	00006630	4	5686	5672
X111	F	000066F8	4	5741	5727
X112	F	000067C0	4	5787	5773
X113	F	00006888	4	5834	5820
X114	F	00006950	4	5880	5866
X115	F	00006A18	4	5927	5913
X116	F	00006AE0	4	5973	5959
X117	F	00006BA8	4	6020	6006
X118	F	00006C70	4	6066	6052
X119	F	00006D38	4	6113	6099
X12	F	000019A0	4	1095	1081
X120	F	00006E00	4	6159	6145
X121	F	00006EC8	4	6208	6194
X122	F	00006F90	4	6254	6240
X123	F	00007058	4	6301	6287
X124	F	00007120	4	6347	6333
X125	F	000071E8	4	6394	6380
X126	F	000072B0	4	6440	6426
X127	F	00007378	4	6489	6475
X128	F	00007440	4	6535	6521
X129	F	00007508	4	6582	6568
X13	F	00001A68	4	1144	1130
X130	F	000075D0	4	6628	6614
X131	F	00007698	4	6675	6661
X132	F	00007760	4	6721	6707
X133	F	00007828	4	6770	6756
X134	F	000078F0	4	6816	6802
X135	F	000079B8	4	6863	6849
X136	F	00007A80	4	6909	6895
X137	F	00007B48	4	6956	6942
X138	F	00007C10	4	7002	6988
X139	F	00007CD8	4	7062	7048
X14	F	00001B30	4	1190	1176
X140	F	00007DA0	4	7108	7094
X141	F	00007E68	4	7155	7141
X142	F	00007F30	4	7201	7187
X143	F	00007FF8	4	7248	7234
X144	F	000080C0	4	7294	7280
X145	F	00008188	4	7341	7327
X146	F	00008250	4	7387	7373
X147	F	00008318	4	7434	7420
X148	F	000083E0	4	7480	7466
X149	F	000084A8	4	7529	7515
X15	F	00001BF8	4	1237	1223
X150	F	00008570	4	7575	7561
X151	F	00008638	4	7622	7608
X152	F	00008700	4	7668	7654
X153	F	000087C8	4	7715	7701
X154	F	00008890	4	7761	7747
X155	F	00008958	4	7808	7794
X156	F	00008A20	4	7854	7840

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X157	F	00008AE8	4	7901	7887
X158	F	00008BB0	4	7947	7933
X159	F	00008C78	4	7996	7982
X16	F	00001CC0	4	1283	1269
X160	F	00008D40	4	8042	8028
X161	F	00008E08	4	8089	8075
X162	F	00008ED0	4	8135	8121
X163	F	00008F98	4	8182	8168
X164	F	00009060	4	8228	8214
X165	F	00009128	4	8275	8261
X166	F	000091F0	4	8321	8307
X167	F	000092B8	4	8368	8354
X168	F	00009380	4	8414	8400
X169	F	00009448	4	8463	8449
X17	F	00001D88	4	1330	1316
X170	F	00009510	4	8509	8495
X171	F	000095D8	4	8556	8542
X172	F	000096A0	4	8602	8588
X173	F	00009768	4	8649	8635
X174	F	00009830	4	8695	8681
X175	F	000098F8	4	8744	8730
X176	F	000099C0	4	8790	8776
X177	F	00009A88	4	8837	8823
X178	F	00009B50	4	8883	8869
X179	F	00009C18	4	8930	8916
X18	F	00001E50	4	1376	1362
X180	F	00009CE0	4	8976	8962
X181	F	00009DA8	4	9023	9009
X182	F	00009E70	4	9069	9055
X183	F	00009F38	4	9116	9102
X184	F	0000A000	4	9162	9148
X185	F	0000A0C8	4	9209	9195
X186	F	0000A190	4	9255	9241
X187	F	0000A258	4	9302	9288
X188	F	0000A320	4	9348	9334
X189	F	0000A3E8	4	9395	9381
X19	F	00001F18	4	1425	1411
X190	F	0000A4B0	4	9441	9427
X191	F	0000A578	4	9490	9476
X192	F	0000A640	4	9536	9522
X193	F	0000A708	4	9583	9569
X194	F	0000A7D0	4	9629	9615
X195	F	0000A898	4	9676	9662
X196	F	0000A960	4	9722	9708
X197	F	0000AA28	4	9769	9755
X198	F	0000AAF0	4	9815	9801
X199	F	0000ABB8	4	9862	9848
X2	F	000011D0	4	628	614
X20	F	00001FE0	4	1471	1457
X200	F	0000AC80	4	9908	9894
X201	F	0000AD48	4	9955	9941
X202	F	0000AE10	4	10001	9987
X203	F	0000AED8	4	10048	10034
X204	F	0000AFA0	4	10094	10080
X205	F	0000B068	4	10141	10127
X206	F	0000B130	4	10187	10173

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X207	F	0000B1F8	4	10236	10222
X208	F	0000B2C0	4	10282	10268
X209	F	0000B388	4	10329	10315
X21	F	000020A8	4	1518	1504
X210	F	0000B450	4	10375	10361
X211	F	0000B518	4	10422	10408
X212	F	0000B5E0	4	10468	10454
X213	F	0000B6A8	4	10515	10501
X214	F	0000B770	4	10561	10547
X215	F	0000B838	4	10608	10594
X216	F	0000B900	4	10654	10640
X217	F	0000B9C8	4	10701	10687
X218	F	0000BA90	4	10747	10733
X219	F	0000BB58	4	10794	10780
X22	F	00002170	4	1564	1550
X220	F	0000BC20	4	10840	10826
X221	F	0000BCE8	4	10887	10873
X222	F	0000BDB0	4	10933	10919
X223	F	0000BE78	4	10982	10968
X224	F	0000BF40	4	11028	11014
X225	F	0000C008	4	11075	11061
X226	F	0000C0D0	4	11121	11107
X227	F	0000C198	4	11168	11154
X228	F	0000C260	4	11214	11200
X229	F	0000C328	4	11261	11247
X23	F	00002238	4	1611	1597
X230	F	0000C3F0	4	11307	11293
X231	F	0000C4B8	4	11354	11340
X232	F	0000C580	4	11400	11386
X233	F	0000C648	4	11447	11433
X234	F	0000C710	4	11493	11479
X235	F	0000C7D8	4	11540	11526
X236	F	0000C8A0	4	11586	11572
X237	F	0000C968	4	11633	11619
X238	F	0000CA30	4	11679	11665
X239	F	0000CAF8	4	11728	11714
X24	F	00002300	4	1657	1643
X240	F	0000CBC0	4	11774	11760
X241	F	0000CC88	4	11821	11807
X242	F	0000CD50	4	11867	11853
X243	F	0000CE18	4	11914	11900
X244	F	0000CEE0	4	11960	11946
X245	F	0000CFA8	4	12007	11993
X246	F	0000D070	4	12053	12039
X247	F	0000D138	4	12100	12086
X248	F	0000D200	4	12146	12132
X249	F	0000D2C8	4	12193	12179
X25	F	000023C8	4	1704	1690
X250	F	0000D390	4	12239	12225
X251	F	0000D458	4	12286	12272
X252	F	0000D520	4	12332	12318
X253	F	0000D5E8	4	12379	12365
X254	F	0000D6B0	4	12425	12411
X255	F	0000D778	4	12474	12460
X256	F	0000D840	4	12520	12506
X257	F	0000D908	4	12567	12553

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X258	F	0000D9D0	4	12613	12599
X259	F	0000DA98	4	12660	12646
X26	F	00002490	4	1750	1736
X260	F	0000DB60	4	12706	12692
X261	F	0000DC28	4	12753	12739
X262	F	0000DCF0	4	12799	12785
X263	F	0000DDB8	4	12846	12832
X264	F	0000DE80	4	12892	12878
X265	F	0000DF48	4	12939	12925
X266	F	0000E010	4	12985	12971
X267	F	0000E0D8	4	13032	13018
X268	F	0000E1A0	4	13078	13064
X269	F	0000E268	4	13125	13111
X27	F	00002558	4	1797	1783
X270	F	0000E330	4	13171	13157
X271	F	0000E3F8	4	13220	13206
X272	F	0000E4C0	4	13266	13252
X273	F	0000E588	4	13313	13299
X274	F	0000E650	4	13359	13345
X275	F	0000E718	4	13406	13392
X276	F	0000E7E0	4	13452	13438
X277	F	0000E8A8	4	13499	13485
X278	F	0000E970	4	13545	13531
X279	F	0000EA38	4	13592	13578
X28	F	00002620	4	1843	1829
X280	F	0000EB00	4	13638	13624
X281	F	0000EBC8	4	13685	13671
X282	F	0000EC90	4	13731	13717
X283	F	0000ED58	4	13778	13764
X284	F	0000EE20	4	13824	13810
X285	F	0000EEE8	4	13873	13859
X286	F	0000EFB0	4	13919	13905
X287	F	0000F078	4	13966	13952
X288	F	0000F140	4	14012	13998
X289	F	0000F208	4	14059	14045
X29	F	000026E8	4	1898	1884
X290	F	0000F2D0	4	14105	14091
X291	F	0000F398	4	14152	14138
X292	F	0000F460	4	14198	14184
X293	F	0000F528	4	14247	14233
X294	F	0000F5F0	4	14293	14279
X295	F	0000F6B8	4	14340	14326
X296	F	0000F780	4	14386	14372
X297	F	0000F848	4	14433	14419
X298	F	0000F910	4	14479	14465
X299	F	0000F9D8	4	14526	14512
X3	F	00001298	4	675	661
X30	F	000027B0	4	1944	1930
X300	F	0000FAA0	4	14572	14558
X301	F	0000FB68	4	14621	14607
X302	F	0000FC30	4	14667	14653
X303	F	0000FCF8	4	14714	14700
X304	F	0000FDC0	4	14760	14746
X305	F	0000FE88	4	14807	14793
X306	F	0000FF50	4	14853	14839
X307	F	00010018	4	14900	14886

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X308	F	000100E0	4	14946	14932
X309	F	000101A8	4	14993	14979
X31	F	00002878	4	1993	1979
X310	F	00010270	4	15039	15025
X311	F	00010338	4	15088	15074
X312	F	00010400	4	15134	15120
X313	F	000104C8	4	15181	15167
X314	F	00010590	4	15227	15213
X315	F	00010658	4	15274	15260
X316	F	00010720	4	15320	15306
X317	F	000107E8	4	15367	15353
X318	F	000108B0	4	15413	15399
X319	F	00010978	4	15460	15446
X32	F	00002940	4	2039	2025
X320	F	00010A40	4	15506	15492
X321	F	00010B08	4	15555	15541
X322	F	00010BD0	4	15601	15587
X323	F	00010C98	4	15648	15634
X324	F	00010D60	4	15694	15680
X325	F	00010E28	4	15741	15727
X326	F	00010EF0	4	15787	15773
X327	F	00010FB8	4	15836	15822
X328	F	00011080	4	15882	15868
X329	F	00011148	4	15929	15915
X33	F	00002A08	4	2086	2072
X330	F	00011210	4	15975	15961
X331	F	000112D8	4	16022	16008
X332	F	000113A0	4	16068	16054
X333	F	00011468	4	16117	16103
X334	F	00011530	4	16163	16149
X335	F	000115F8	4	16210	16196
X336	F	000116C0	4	16256	16242
X337	F	00011788	4	16303	16289
X338	F	00011850	4	16349	16335
X339	F	00011918	4	16396	16382
X34	F	00002AD0	4	2132	2118
X340	F	000119E0	4	16442	16428
X341	F	00011AA8	4	16489	16475
X342	F	00011B70	4	16535	16521
X343	F	00011C38	4	16584	16570
X344	F	00011D00	4	16630	16616
X345	F	00011DC8	4	16677	16663
X346	F	00011E90	4	16723	16709
X347	F	00011F58	4	16770	16756
X348	F	00012020	4	16816	16802
X349	F	000120E8	4	16863	16849
X35	F	00002B98	4	2179	2165
X350	F	000121B0	4	16909	16895
X351	F	00012278	4	16956	16942
X352	F	00012340	4	17002	16988
X353	F	00012408	4	17051	17037
X354	F	000124D0	4	17097	17083
X355	F	00012598	4	17144	17130
X356	F	00012660	4	17190	17176
X357	F	00012728	4	17237	17223
X358	F	000127F0	4	17283	17269

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X359	F	000128B8	4	17330	17316
X36	F	00002C60	4	2225	2211
X360	F	00012980	4	17376	17362
X361	F	00012A48	4	17425	17411
X362	F	00012B10	4	17471	17457
X363	F	00012BD8	4	17518	17504
X364	F	00012CA0	4	17564	17550
X365	F	00012D68	4	17611	17597
X366	F	00012E30	4	17657	17643
X367	F	00012EF8	4	17704	17690
X368	F	00012FC0	4	17750	17736
X369	F	00013088	4	17799	17785
X37	F	00002D28	4	2272	2258
X370	F	00013150	4	17845	17831
X371	F	00013218	4	17892	17878
X372	F	000132E0	4	17938	17924
X373	F	000133A8	4	17985	17971
X374	F	00013470	4	18031	18017
X375	F	00013538	4	18078	18064
X376	F	00013600	4	18124	18110
X377	F	000136C8	4	18171	18157
X378	F	00013790	4	18217	18203
X379	F	00013858	4	18264	18250
X38	F	00002DF0	4	2318	2304
X380	F	00013920	4	18310	18296
X381	F	000139E8	4	18359	18345
X382	F	00013AB0	4	18405	18391
X383	F	00013B78	4	18452	18438
X384	F	00013C40	4	18498	18484
X385	F	00013D08	4	18545	18531
X386	F	00013DD0	4	18591	18577
X387	F	00013E98	4	18638	18624
X388	F	00013F60	4	18684	18670
X389	F	00014028	4	18731	18717
X39	F	00002EB8	4	2367	2353
X390	F	000140F0	4	18777	18763
X391	F	000141B8	4	18824	18810
X392	F	00014280	4	18870	18856
X393	F	00014348	4	18917	18903
X394	F	00014410	4	18963	18949
X395	F	000144D8	4	19010	18996
X396	F	000145A0	4	19056	19042
X397	F	00014668	4	19105	19091
X398	F	00014730	4	19151	19137
X399	F	000147F8	4	19198	19184
X4	F	00001360	4	721	707
X40	F	00002F80	4	2413	2399
X400	F	000148C0	4	19244	19230
X401	F	00014988	4	19291	19277
X402	F	00014A50	4	19337	19323
X403	F	00014B18	4	19384	19370
X404	F	00014BE0	4	19430	19416
X405	F	00014CA8	4	19477	19463
X406	F	00014D70	4	19523	19509
X407	F	00014E38	4	19570	19556
X408	F	00014F00	4	19616	19602

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X409	F	00014FC8	4	19663	19649
X41	F	00003048	4	2460	2446
X410	F	00015090	4	19709	19695
X411	F	00015158	4	19756	19742
X412	F	00015220	4	19802	19788
X413	F	000152E8	4	19851	19837
X414	F	000153B0	4	19897	19883
X415	F	00015478	4	19944	19930
X416	F	00015540	4	19990	19976
X417	F	00015608	4	20037	20023
X418	F	000156D0	4	20083	20069
X419	F	00015798	4	20130	20116
X42	F	00003110	4	2506	2492
X420	F	00015860	4	20176	20162
X421	F	00015928	4	20223	20209
X422	F	000159F0	4	20269	20255
X423	F	00015AB8	4	20316	20302
X424	F	00015B80	4	20362	20348
X425	F	00015C48	4	20409	20395
X426	F	00015D10	4	20455	20441
X427	F	00015DD8	4	20502	20488
X428	F	00015EA0	4	20548	20534
X429	F	00015F68	4	20597	20583
X43	F	000031D8	4	2553	2539
X430	F	00016030	4	20643	20629
X431	F	000160F8	4	20690	20676
X432	F	000161C0	4	20736	20722
X433	F	00016288	4	20783	20769
X434	F	00016350	4	20829	20815
X435	F	00016418	4	20876	20862
X436	F	000164E0	4	20922	20908
X437	F	000165A8	4	20969	20955
X438	F	00016670	4	21015	21001
X439	F	00016738	4	21062	21048
X44	F	000032A0	4	2599	2585
X440	F	00016800	4	21108	21094
X441	F	000168C8	4	21155	21141
X442	F	00016990	4	21201	21187
X443	F	00016A58	4	21248	21234
X444	F	00016B20	4	21294	21280
X445	F	00016BE8	4	21343	21329
X446	F	00016CB0	4	21389	21375
X447	F	00016D78	4	21436	21422
X448	F	00016E40	4	21482	21468
X449	F	00016F08	4	21529	21515
X45	F	00003368	4	2646	2632
X450	F	00016FD0	4	21575	21561
X451	F	00017098	4	21622	21608
X452	F	00017160	4	21668	21654
X453	F	00017228	4	21715	21701
X454	F	000172F0	4	21761	21747
X455	F	000173B8	4	21808	21794
X456	F	00017480	4	21854	21840
X457	F	00017548	4	21901	21887
X458	F	00017610	4	21947	21933
X459	F	000176D8	4	21994	21980

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X46	F	00003430	4	2692	2678
X460	F	000177A0	4	22040	22026
X461	F	00017868	4	22089	22075
X462	F	00017930	4	22135	22121
X463	F	000179F8	4	22182	22168
X464	F	00017AC0	4	22228	22214
X465	F	00017B88	4	22275	22261
X466	F	00017C50	4	22321	22307
X467	F	00017D18	4	22368	22354
X468	F	00017DE0	4	22414	22400
X469	F	00017EA8	4	22461	22447
X47	F	000034F8	4	2741	2727
X470	F	00017F70	4	22507	22493
X471	F	00018038	4	22554	22540
X472	F	00018100	4	22600	22586
X473	F	000181C8	4	22647	22633
X474	F	00018290	4	22693	22679
X475	F	00018358	4	22740	22726
X476	F	00018420	4	22786	22772
X477	F	000184E8	4	22835	22821
X478	F	000185B0	4	22881	22867
X479	F	00018678	4	22928	22914
X48	F	000035C0	4	2787	2773
X480	F	00018740	4	22974	22960
X481	F	00018808	4	23021	23007
X482	F	000188D0	4	23067	23053
X483	F	00018998	4	23116	23102
X484	F	00018A60	4	23162	23148
X485	F	00018B28	4	23209	23195
X486	F	00018BF0	4	23255	23241
X487	F	00018CB8	4	23302	23288
X488	F	00018D80	4	23348	23334
X489	F	00018E48	4	23395	23381
X49	F	00003688	4	2834	2820
X490	F	00018F10	4	23441	23427
X491	F	00018FD8	4	23488	23474
X492	F	000190A0	4	23534	23520
X493	F	00019168	4	23583	23569
X494	F	00019230	4	23629	23615
X495	F	000192F8	4	23676	23662
X496	F	000193C0	4	23722	23708
X497	F	00019488	4	23769	23755
X498	F	00019550	4	23815	23801
X499	F	00019618	4	23862	23848
X5	F	00001428	4	768	754
X50	F	00003750	4	2880	2866
X500	F	000196E0	4	23908	23894
X501	F	000197A8	4	23955	23941
X502	F	00019870	4	24001	23987
X503	F	00019938	4	24049	24035
X504	F	00019A00	4	24095	24081
X505	F	00019AC8	4	24143	24129
X506	F	00019B90	4	24189	24175
X507	F	00019C58	4	24236	24222
X508	F	00019D20	4	24282	24268
X509	F	00019DE8	4	24330	24316

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X51	F	00003818	4	2927	2913
X510	F	00019EB0	4	24376	24362
X511	F	00019F78	4	24423	24409
X512	F	0001A040	4	24469	24455
X52	F	000038E0	4	2973	2959
X53	F	000039A8	4	3022	3008
X54	F	00003A70	4	3068	3054
X55	F	00003B38	4	3115	3101
X56	F	00003C00	4	3161	3147
X57	F	00003CC8	4	3208	3194
X58	F	00003D90	4	3254	3240
X59	F	00003E58	4	3303	3289
X6	F	000014F0	4	814	800
X60	F	00003F20	4	3349	3335
X61	F	00003FE8	4	3396	3382
X62	F	000040B0	4	3442	3428
X63	F	00004178	4	3489	3475
X64	F	00004240	4	3535	3521
X65	F	00004308	4	3582	3568
X66	F	000043D0	4	3628	3614
X67	F	00004498	4	3675	3661
X68	F	00004560	4	3721	3707
X69	F	00004628	4	3770	3756
X7	F	000015B8	4	863	849
X70	F	000046F0	4	3816	3802
X71	F	000047B8	4	3863	3849
X72	F	00004880	4	3909	3895
X73	F	00004948	4	3956	3942
X74	F	00004A10	4	4002	3988
X75	F	00004AD8	4	4049	4035
X76	F	00004BA0	4	4095	4081
X77	F	00004C68	4	4142	4128
X78	F	00004D30	4	4188	4174
X79	F	00004DF8	4	4237	4223
X8	F	00001680	4	909	895
X80	F	00004EC0	4	4283	4269
X81	F	00004F88	4	4330	4316
X82	F	00005050	4	4376	4362
X83	F	00005118	4	4423	4409
X84	F	000051E0	4	4469	4455
X85	F	000052A8	4	4518	4504
X86	F	00005370	4	4564	4550
X87	F	00005438	4	4611	4597
X88	F	00005500	4	4657	4643
X89	F	000055C8	4	4704	4690
X9	F	00001748	4	956	942
X90	F	00005690	4	4750	4736
X91	F	00005758	4	4799	4785
X92	F	00005820	4	4845	4831
X93	F	000058E8	4	4892	4878
X94	F	000059B0	4	4938	4924
X95	F	00005A78	4	4985	4971
X96	F	00005B40	4	5031	5017
X97	F	00005C08	4	5078	5064
X98	F	00005CD0	4	5124	5110
X99	F	00005D98	4	5173	5159

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
XC0001	U	000002D0	1	223	215
ZVE7TST	J	00000000	108760	136	139 141 145 149 401 137
=A(E7TESTS)	A	00000498	4	379	229
=AL2(L'MSGMSG)	R	000004A2	2	382	329
=F'1'	F	0000049C	4	380	264
=F'2'	F	00000494	4	378	214
=H'0'	H	000004A0	2	381	324

MACRO	DEFN	REFERENCES													
FCHECK PTTABLE VEVAL	63	196													
	524	24506													
	118	592	638	685	731	778	824	873	919	966	1012	1059	1105	1154	1200
		1247	1293	1340	1386	1435	1481	1528	1574	1621	1667	1714	1760	1807	1853
		1908	1954	2003	2049	2096	2142	2189	2235	2282	2328	2377	2423	2470	2516
		2563	2609	2656	2702	2751	2797	2844	2890	2937	2983	3032	3078	3125	3171
		3218	3264	3313	3359	3406	3452	3499	3545	3592	3638	3685	3731	3780	3826
		3873	3919	3966	4012	4059	4105	4152	4198	4247	4293	4340	4386	4433	4479
		4528	4574	4621	4667	4714	4760	4809	4855	4902	4948	4995	5041	5088	5134
		5183	5229	5276	5322	5369	5415	5462	5508	5557	5603	5650	5696	5751	5797
		5844	5890	5937	5983	6030	6076	6123	6169	6218	6264	6311	6357	6404	6450
		6499	6545	6592	6638	6685	6731	6780	6826	6873	6919	6966	7012	7072	7118
		7165	7211	7258	7304	7351	7397	7444	7490	7539	7585	7632	7678	7725	7771
		7818	7864	7911	7957	8006	8052	8099	8145	8192	8238	8285	8331	8378	8424
		8473	8519	8566	8612	8659	8705	8754	8800	8847	8893	8940	8986	9033	9079
		9126	9172	9219	9265	9312	9358	9405	9451	9500	9546	9593	9639	9686	9732
		9779	9825	9872	9918	9965	10011	10058	10104	10151	10197	10246	10292	10339	10385
		10432	10478	10525	10571	10618	10664	10711	10757	10804	10850	10897	10943	10992	11038
		11085	11131	11178	11224	11271	11317	11364	11410	11457	11503	11550	11596	11643	11689
		11738	11784	11831	11877	11924	11970	12017	12063	12110	12156	12203	12249	12296	12342
		12389	12435	12484	12530	12577	12623	12670	12716	12763	12809	12856	12902	12949	12995
		13042	13088	13135	13181	13230	13276	13323	13369	13416	13462	13509	13555	13602	13648
		13695	13741	13788	13834	13883	13929	13976	14022	14069	14115	14162	14208	14257	14303
		14350	14396	14443	14489	14536	14582	14631	14677	14724	14770	14817	14863	14910	14956
		15003	15049	15098	15144	15191	15237	15284	15330	15377	15423	15470	15516	15565	15611
		15658	15704	15751	15797	15846	15892	15939	15985	16032	16078	16127	16173	16220	16266
		16313	16359	16406	16452	16499	16545	16594	16640	16687	16733	16780	16826	16873	16919
		16966	17012	17061	17107	17154	17200	17247	17293	17340	17386	17435	17481	17528	17574
		17621	17667	17714	17760	17809	17855	17902	17948	17995	18041	18088	18134	18181	18227
		18274	18320	18369	18415	18462	18508	18555	18601	18648	18694	18741	18787	18834	18880
		18927	18973	19020	19066	19115	19161	19208	19254	19301	19347	19394	19440	19487	19533
		19580	19626	19673	19719	19766	19812	19861	19907	19954	20000	20047	20093	20140	20186
		20233	20279	20326	20372	20419	20465	20512	20558	20607	20653	20700	20746	20793	20839
		20886	20932	20979	21025	21072	21118	21165	21211	21258	21304	21353	21399	21446	21492
		21539	21585	21632	21678	21725	21771	21818	21864	21911	21957	22004	22050	22099	22145
		22192	22238	22285	22331	22378	22424	22471	22517	22564	22610	22657	22703	22750	22796
		22845	22891	22938	22984	23031	23077	23126	23172	23219	23265	23312	23358	23405	23451
		23498	23544	23593	23639	23686	23732	23779	23825	23872	23918	23965	24011	24059	24105
		24153	24199	24246	24292	24340	24386	24433	24479						
VRI_K	471	565	611	658	704	751	797	846	892	939	985	1032	1078	1127	1173
		1220	1266	1313	1359	1408	1454	1501	1547	1594	1640	1687	1733	1780	1826
		1881	1927	1976	2022	2069	2115	2162	2208	2255	2301	2350	2396	2443	2489
		2536	2582	2629	2675	2724	2770	2817	2863	2910	2956	3005	3051	3098	3144
		3191	3237	3286	3332	3379	3425	3472	3518	3565	3611	3658	3704	3753	3799
		3846	3892	3939	3985	4032	4078	4125	4171	4220	4266	4313	4359	4406	4452
		4501	4547	4594	4640	4687	4733	4782	4828	4875	4921	4968	5014	5061	5107
		5156	5202	5249	5295	5342	5388	5435	5481	5530	5576	5623	5669	5724	5770
		5817	5863	5910	5956	6003	6049	6096	6142	6191	6237	6284	6330	6377	6423
		6472	6518	6565	6611	6658	6704	6753	6799	6846	6892	6939	6985	7045	7091
		7138	7184	7231	7277	7324	7370	7417	7463	7512	7558	7605	7651	7698	7744
		7791	7837	7884	7930	7979	8025	8072	8118	8165	8211	8258	8304	8351	8397
		8446	8492	8539	8585	8632	8678	8727	8773	8820	8866	8913	8959	9006	9052
		9099	9145	9192	9238	9285	9331	9378	9424	9473	9519	9566	9612	9659	9705
		9752	9798	9845	9891	9938	9984	10031	10077	10124	10170	10219	10265	10312	10358
		10405	10451	10498	10544	10591	10637	10684	10730	10777	10823	10870	10916	10965	11011
		11058	11104	11151	11197	11244	11290	11337	11383	11430	11476	11523	11569	11616	11662

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	108760	00000-1A8D7	00000-1A8D7
Region		108760	00000-1A8D7	00000-1A8D7
CSECT	ZVE7TST	108760	00000-1A8D7	00000-1A8D7

STMT

FILE NAME

```
1 /devstor/sharedvfp/tests/zvector-e7-33-VEVAL.asm
```

**** NO ERRORS FOUND ****