

VHDL4





```
1 sau (se pot acoperi m.m. caruri intr-o sg. ramura)
  10. OR COND -----
                                                  4-5KU
     case ADDRESS is
         when 16 | 20 | 24 | 28 =>
                        y -> stari recr. re separa prin (3)
            B <= '1':
         when others =>
                            (se memorcaza vechea val a lui A,B)
                            mu se modifica nimic
     end case;
                              (+) adresa cuprin să între 0 si 7 (adică 8 adrese)
acoperă un întreg subdom'enii.
 11. DOMAIN COND -
     case ADDRESS is
                                La m.m. WHEN-wi e interris sà aven elem, comune
        when 0 to 7 =>
            A <= '1';
        when 8 to 15 =>
            B <= '1';
        when 16 | 20 | 24 | 28 =>
            A <= '1';
                           no action (muse schomba mimic)
            B <= '1':
        when others =>
                            AB sunt puse peo
            null:
    end case;
                                                                                 Sel (1)
12 COMPARISON IF- CASE
                                      -- IF priority
    if SEL(1) = '1' then
       F \leq A;
    elsif SEL(0) = '1' then
       F \leq B;
   else
       F \leq C;
   end if;
                                     – CASE paralel test!
13. -
   case SEL is
      when "10" =>
          F \leq A;
      when "11" =>
          F \leq A;
      when "01" =>
          F \leq B;
      when others =>
          F <= C;
  end case;
                                    -- No FPGA!
  if SEL = "00" then
      F <= A;
  elsif SEL = "01" then
      F <= B;
  elsif SEL = "10" then
      F <= C;
  else
     F <= D:
  end if;
```

```
case SEL is
                    when "00" =>
                        F \leq A;
                    when "01" =>
                        F <= B;
                    when "10" =>
                        F <= C;
                    when others =>
                        F <= D:
                end case;
                                                    -- [Lab:] for Loop_par(in Range(loop) -> M=4 Copic
           16, FOR LOOPS -
               (for lin 0 to 3 loop
0
                   F(I) \le A(I) \text{ and } B(3-I);
                   V := V \times A(I);
                                                    -- end loop [Lab];
               end loop;
                                                    -- descendent range
               for I in 3 downto 0 loop
                   F(I) \le A(I) and B(3-I);
                   V := V \times A(I);
               end loop;
                                        » se initializează xu 0
           process (A, B)
               variable I: Std_logic;
                                          > o altà variabila I localà.
          begin
                                                   -- I local!
              for I in 0 to 3 loop
                  F(I) \leq A(I) and B(3-I);
                  V := V \times A(I);
              end loop;
              1:= not !: > i se initializeară cu 1.
          end process;
          18. MULTIPLE COPY -
         process (A, B)
              variable V: Std_logic;
         begin
             V := '0';
             for I in 0 to 3 loop
                 F(I) \leftarrow A(I) and B(3-I);
                             rignal declarat în arhitectură, pt. a fi vizibil resultatul
înafara procesului,
                 V := V \times A(I);
             end loop;
             G <= V;
         end process;
```

19 LOOP	
loop 	
exit;	presentà facilitati de ierire din LOOP
exit when CONDITION;	
end loop;	
20. EXIT Label WHEN	2 for insvicate
(L1) for I in 0 to 7 loop (2) for J in 0 to 7 loop	
C := C + 1;	
$\underbrace{\text{exit}(L2)\text{when}}_{\text{exit}(L1)\text{when}} A(J) = B(I);$	label shows which loop exit! obligatoriu uh lizarea etichektor (LK,LZ) ligatorii.
end loop(L2) > nu sunt ob	biligatoriu un lizarea ericheretor C-1) /
end loop(L1)	ryatorn.
Majn: for I in 0 to 15 loop	·•
	imp to book !
next Main when Reset = '0';	jmp to begin!
end loop Main; inceputul	jmp to begin! se mai execută până la sfârșit, dacă Reset = 'o' se sare la lui FOR și se incrementează conforul.
	•
22. TEST BENCH CLOCK	-generalor de CLK pt. TESTBENCH, dar ku mr. limit
ClockGenerator_1: process	de tacte.
begin	eqv: while NOW < 15 US
for I in 1 to 1000 loop Clock <= '0';	edv. while 14044 13 69
wait for 5 NS;	clack 9 The X1000
Clock <= '1';	+
wait for 10 NS; end loop;	- 12 Z
<pre>wait; end process ClockGenerator_1;</pre>	
end process clock-deficiator_1,	,
= 23	
23ClockGenerator_3: process	
ClockGenerator_3. process	
begin	
loop Clock <= '0';	Now-ceasinplicit = timp si
wait for 5 NS;	- Simplified
Clock <= '1';	
wait for 10 NS;	
exit when NOW >= 15 US;	

vhdl_ex

end loop; wait; end process ClockGenerator_3; 24. ------- priority coder ? process (A, B, C, D) variable V: Std_logic_vector(3 downto 0); begin V(3) := A;V(2) := B;V(1) := C;V(0) := D;(0,x) $F \leq 0$; for I in 0 to 3 loop if V(I) = '1' then F <= 1; exit; F-contine indicale variabilei end if; end loop; end process; 25. ---architecture V2 of AOI is signal AB, CD, O: STD_LOGIC; begin -- event asign! AB <= A and B after 2 NS; CD <= C and D after 2 NS; O <= AB or CD after 2 NS; F <= not O after 1 NS; end V2; process (A, B) begin AB <= A and B after 2 NS; end process;