





3. PROCESS & SYNCHRONISATION

1. PROCESS =========== architecture V3 of AOI is

signal AB, CD, O: STD_LOGIC;

begin

process (A, B, C, D) intrarile begin

AB <= A and B after 2 NS: CD <= C and D after 2 NS;

end process;

process (AB, CD)

begin

O <= AB or CD after 2 NS; end process;

process (O)

begin F <= not O after 1 NS;

end process;

end V3;

2. SENSITIVITY LIST -

(P2:) process (SEL, A, B(C) - variabilà de unicumizare

begin

if SEL = '1' then

OP <= B:

end if;

end process (P2);

3. WAIT ---

Stimulus: process. începe la t=0.

begin >

Reset <= '0';

wait for 50 NS;

Reset <= '1';

- mu se atinge and process wait;

end process;

4. TEST VECTORS

TestVectors: process _ -> fara lista

begin

A <= "0000";

B <= "0000":

wait for 10 NS;

A <= "1111";

wait for 10 NS;

B <= "1111";

wait for 10 NS:

A <= "0101";

B <= "1010"; wait;

end process;

