
# Antes do seu programa ser executado o microcontrolador ARM precisa ser inicializado

### **ARM Vector Remapping**

- Inicialização do clock da CPU.
- Configuração do barramento de dados.
- Inicialização da CPU.
- (...)

Após o boot a função main() é chamada.



#### **Programa blink na KL25Z**

```
attribute ((naked)) void thumb_startup(void)
int addr = (int) SP INIT;
      skip stack setup if SP INIT is 0
     asm (
    "mov r0,%0\n\t"
    "cmp r0,#0\n\t"
    "beq skip sp\n\t"
    "mov sp,r0\n\t"
    "sub sp,#4\n\t"
    "mov r0,#0\n\t"
    "mvn r0,r0\n\t"
    "str r0,[sp,#0]\n\t"
   "add sp,#4\n\t"
   "skip sp:\n\t"
   ::"r"(addr));
   /* Setup registers */
    init registers();
   /* setup hardware */
    init hardware();
```

```
/* SUPPORT ROM TO RAM */
    copy rom sections to ram();
   /* initializations before main, user specific */
    init user();
#ifndef ATOLLIC
   _start();
   zero fill bss();
   /* Run static constructors */
     libc init array();
   main();
                     met here */
   while (1);
```

## Depois do boot vem a chamada da função Main()

## O acesso a memória RAM é muito mais rápido do que a ROM.

Por esse motive, o programa em ROM é copiado para RAM durante o boot/startup

```
/* SUPPORT_ROM_TO_RAM */
__copy_rom_sections_to_ram();
```

#### Chamada durante o boot

```
Routine that copies all sections the user marked as ROM into
    their target RAM addresses ...
void copy rom sections to ram(void)
           index;
  int
  if ( S romp == 0L) return;
     Go through the entire table, copying sections from ROM to RAM.
  for (index = 0;
     __S_romp[index].Source != 0 ||
     S romp[index].Target != 0 ||
     S_romp[index].Size != 0;
     ++index)
     copy rom section( S romp[index].Target,
             S romp[index].Source,
             S romp[index].Size );
```

```
void copy rom section(unsigned Long dst, unsigned Long src, unsigned Long size)
  unsigned Long len = size;
 const unsigned int size_int = sizeof(int);
  const unsigned int mask_int = sizeof(int)-1;
  const unsigned int size_short = sizeof(short);
  const unsigned int mask_short = sizeof(short)-1;
  const unsigned int size_char = sizeof(char);
  if( dst == src || size == 0)
   return;
  while( len > 0)
    if( !(src & mask_int) && !(dst & mask_int) && len >= size_int)
      *((int *)dst) = *((int*)src);
      dst += size_int;
      src += size_int;
      len -= size_int;
    else if( !(src & mask_short) && !(dst & mask_short) && len >= size_short)
      *((short *)dst) = *((short*)src);
      dst += size short;
      src += size short;
      len -= size_short;
      *((char *)dst) = *((char*)src);
      dst += size_char;
      src += size_char;
      len -= size_char;
```

### **5\_romp** é definido no linker.ld

## SP\_INIT. O endereço inicial do *Stack Pointer* também é feito no linker.ld

```
attribute ((naked)) void thumb startup(void)
/* Highest address of the user mode stack */
 estack = 0x20003000; /* end of m data */
                                                                          int addr = (int) SP INIT;
SP INIT = estack; ←
stack = estack;
                                                                             /* setup the stack before we attempt anything e
/* Generate a link error if heap and stack don't fit into RAM */
 heap size = 0x00;
                             /* required amount of heap */
stack size = 0x0400;
                                    /* required amount of stack */
                                                                              "mov r0.%0\n\t"
                                                                              cmp r0,#0\n\t"
MEMORY {
                                                                              "beg skip sp\n\t"
 m interrupts (RX) : ORIGIN = 0x00000000, LENGTH = 0x00000000
                                                                              "mov sp,r0\n\t"
 m text
             (RX) : ORIGIN = 0x00000410, LENGTH = 0x0001FBF0
                                                                              "sub sp,\#4\n\t"
 m data (RW): ORIGIN = 0 \times 1FFFF000, LENGTH = 0 \times 00004000
                                                                              "mov r0,#0\n\t"
 m cfmprotrom (RX): ORIGIN = 0x00000400, LENGTH = 0x00000010
                                                                              "mvn r0,r0\n\t"
                                                                              "str r0,[sp,#0]\n\t"
                                                                              "add sp,#4\n\t"
                                                                              "skip sp:\n\t"
```

::"r"(addr));

e depois é configurado no boot

## Para alocar uma determinada função em ROM para a RAM podemos utilizar a diretiva

\_\_attribute\_\_((section (".text.fastcode")))

```
__attribute__ ((section (".text.fastcode")))
void toggle_red(void) {
   GPIOB_PTOR = (1 << 18);
}</pre>
```

```
.text.fastcode
0x00000524 0x14 main.o
0x00000524 toggle_red
```

```
/* zero-fill the .bss section */
zero_fill_bss();_
```

No Process-Expert o setor .bss (Block Started by Symbol) é inicializado com zero.

### Isso não é uma regra!

```
static void zero_fill bss(void)
 extern char __START_BSS[];
 extern char __END_BSS[];
 unsigned Long len = __END_BSS - __START_BSS;
 unsigned Long dst = (unsigned Long) __START_BSS;
 const int size_int = sizeof(int);
 const int mask_int = sizeof(int)-1;
 const int size_short = sizeof(short);
 const int mask_short = sizeof(short)-1;
 const int size_char = sizeof(char);
 if( len == 0)
   return;
 while( len > 0)
    if( !(dst & mask_int) && len >= size_int)
      *((int *)dst) = 0;
     dst += size int;
     len -= size_int;
    else if( !(dst & mask_short) && len >= size_short)
      *((short *)dst) = 0;
     dst += size_short;
     len -= size_short;
      *((char *)dst) = 0;
     dst += size char;
     len -= size_char;
```

### Set de Instruções do ARM

# ARM e THUMB<sub>(-2)</sub> 32-bits 16-bits

- Normalmente utilizado em MCUs que executam o program pela ROM/Flash.
- 2. Perdem menos tempo acessando a ROM, fato que implica em um consumo menor de energia elétrica!
- 3. Desempenho menor do que Set ARM.


### Set de Instruções do ARM


## ARM e THUMB<sub>(-2)</sub> 32-bits 16-bits

```
$(BINDIR)\low_level_init.o: $(BLDDIR)\low_level_init.c $(APP_DEP)
    $(CC) -marm $(CCFLAGS) $(CCINC) $<


$(BINDIR)\blinky.o: $(BLDDIR)\blinky.c $(APP_DEP)
    $(CC) -mthumb $(CCFLAGS) $(CCINC) $</pre>
```

# Set de Instruções do ARM ARM e THUMB<sub>(-2)</sub> 32-bits 16-bits






# O ARM Cortex M0+ utiliza apenas 2 estágios (*pipelines*) na execução das instruções e opera em THUMB-2.




#### FIQ é diferente de IRQ FIQ não possui controlador de prioridades como as IRQs.




No ARM, o context nas operações de interrupções devem ser salvas pelo programador!

Isso torna o setup de interrupção do ARM determinístico.

#### Interrupção no ARM



A função BSP\_irq() é utilizada para obter o endereço da ISR (Interrupt Service Routine) do controlador de interrupção e invocar a função ISR.




Quando é vetorado uma interrupção (#0x18 – tabela de vetores) o valor correspondente da tabela secundaria é carregada no PC (Contador de Programa).

```
0x00:
          LDR pc, [pc, \#0x18]
                                     /* Reset
0x04:
                                     /* Undefined Instruction
          LDR pc, [pc, \#0x18]
0x08:
          LDR pc, [pc, #0x18]
                                        Software Interrupt
                                        Prefetch Abort
0x0c:
          LDR pc, [pc, #0x18]
          LDR pc, [pc, #0x18]
0x10:
                                        Data Abort
          LDR pc, [pc, #0x18]
0x14:
                                        Reserved
0x18:
          LDR pc, [pc, #0x18]
                                        IRQ vector
0x1c:
          LDR pc. [pc.#0x18]
```


**Exemplo: Reset** 

#0x18 + 0x00 (+8 pipeline) = 0x20 (endereço de memória seguinte carregado no PC)



- 1. Por meio da tabela secundária é possível endereçar toda a memória (32-bits).
- 2. É possível remapear a tabela secundária a qualquer momento.

```
ORG 0x18
LDR pc,[pc,#-0xF20]
```



// Low-voltage detect, low-voltage warning

= -14.

= -13,

= -5.

= -2.

= -1,

= 0,

= 1,

= 2.

= 4,

= 5.

= 6,

= 7,

= 8,

```
attribute ((section(".isr_vector")))
                                                                            typedef enum IRQn {
void (* const g_pfnVectors[])(void) =
                                                                              /* Core interrupts */
                                                                              NonMaskableInt IRQn
    (void *)&pulStack[STACK SIZE],
                                            // The initial stack pointer
                                                                              HardFault IRQn
                                            // The reset handler
   ResetHandler,
                                                                              SVCall IRQn
   NMIIntHandler,
                                            // The NMI handler
                                                                              PendSV IRQn
   HardFaultIntHandler,
                                            // The hard fault handler
                                                                              SysTick IRQn
   0, 0, 0, 0, 0, 0, 0,
   SVCIntHandler,
                                            // SVCall handler
   0, 0,
                                                                              DMA0 IROn
   PendSVIntHandler,
                                            // The PendSV handler
                                                                              DMA1 IROn
   SysTickIntHandler,
                                                                              DMA2 IROn
                                                                              DMA3 IRQn
   DMA0IntHandler,
                                            // DMA channel 0 transfer comp
                                                                              Reserved20 IROn
                                            // and error handler
                                                                              FTFA IRQn
   DMA1IntHandler,
                                            // DMA channel 1 transfer comp
                                                                              LVD LVW IRQn
                                            // and error handler
                                                                              LLWU IRQn
   DMA2IntHandler,
                                            // DMA channel 2 transfer comp
                                                                              I2C0 IRQn
                                            // and error handler
                                                                              TOC1 TROn
                                            // DMA channel 3 transfer comp
   DMA3IntHandler,
                                            // and error handler
```

0,


FTFAIntHandler, LVDIntHandler,

LLWUIntHandler,


O controlador de interrupção somente permite a preempção para outra IRQ se for de mais mais alta prioridade do que a IRQ corrente.

Sendo assim, uma ISR\_timer0() não pode interromper ela mesma.

### Memória




### Memória



http://marcelojo.org/marcelojoeng/2015/09/bootloader-on-stm32f0.html

### Memória

Bit-band é a capacidade de mapear cada bit de uma determinada área de memória para uma palavra inteira de maneira atomica.



mapeamento de memória do endereço SRAM 0x2000 0000 na região de faixas de bits (primeiros 8 de 32 bits mostrados)

Flash area	Flash memory addresses	Size (byte)	Name	Description	
Main Flash memory	0x0800 0000 - 0x0800 07FF	2 Kbytes	Page 0	Sector 0	
	0x0800 0800 - 0x0800 0FFF	2 Kbytes	Page 1		
		:		:	
	0x0801 F000 - 0x0801 F7FF	2 Kbytes	Page 62	Sector 31 <sup>(1)</sup>	
	0x0801 F800 - 0x0801 FFFF	2 Kbytes	Page 63		
	-			i i	
	•	-			
	0x0803 F000 - 0x0803 F7FF	2 Kbytes	Page 126	-	
	0x0803 F800 - 0x0803 FFFF	2 Kbytes	Page 127		
Information block	0x1FFF C800 - 0x1FFF F7FF	12 Kbytes <sup>(2)</sup>	-	System memory	
	0x1FFF D800 - 0x1FFF F7FF	8 Kbytes <sup>(3)</sup>	-	System memory	
	0x1FFF F800 - 0x1FFF F80F	2 x 8 byte	•	Option byte	

Exception number	IRQ number	Vector	Offset
16+n	n	IRQn	0x40+4n
			,
	+		÷ .
		,	
18	2	IRQ2	0x48
17	1	IRQ1	0x46 0x44 0x40
16	0	IRQ0	
15	-1	SysTick, if implemented	0x3C
14	-2	PendSV	0x38
13		Reserved	
12		Reserved	
11	-5	SVCall	0x2C
10			UXZC
9			
8			
7		Reserved	
6			
5			
4			
3	-13	HardFault	0x10
2	-14	NMI	0x0C
1		Reset	0x08
		Initial SP value	0x04
			0x00

```
/* Memory definition */
  MEMORY
     RAM (xrw) : ORIGIN = 0x2000000C0, LENGTH = 32K - 192 /* 192 for vector table
     BOOTLOADER (rx): ORIGIN = 0 \times 08000000, LENGTH = 4 \times 10^{-2}
     FIRMWARE (rx): ORIGIN = 0x08001000, LENGTH = 256K - 4K
 /* Main app start address symbol */
   _{\text{main}}
11 /* For main application, change BOOTLOADER by FIRMWARE */
12 REGION_ALIAS("ROM", BOOTLOADER );
13
14 /* Sections */
15 SECTIONS
16 {
17 /* The startup code into ROM memory */
18 .isr_vector :
19
20 	 = ALIGN(4);
Z1 KEEP(*(.isr_vector)) /* Startup code */
     \cdot = ALIGN(4);
    } >ROM
24
25
    /* The program code and other data into ROM memory */
26
    .text :
27
         ALTONOAD-
```

```
34
                                                                 CPU_NVIC_DisableIRO(I2C2_IROn);
                                                          35
                                                                 CPU_NVIC_DisableIRO(SPI1_IROn);
    * Jump to application
                                                          36
                                                                 CPU_NVIC_DisableIRO(SPI2_IROn):
                                                          37
                                                                 CPU_NVIC_DisableIRO(USART1_IROn);
  void JumptoApp(void)
                                                          38
                                                                 CPU_NVIC_DisableIRO(USART2_IROn);
                                                          39
                                                                 CPU_NVIC_DisableIRO(USART3_6_IROn);
       // disable global interrupt
                                                          40
       __disable_irq();
                                                                 // main app start address defined in linker file
                                                          41
                                                          42
                                                                 extern uint32_t _main_app_start_address;
       // Disable all peripheral interrupts
                                                          43
       CPU_NVIC_DisableIRO(SysTick_IROn);
                                                          44
                                                                 uint32_t MemoryAddr = (uint32_t)&_main_app_start_address;
11
       CPU_NVIC_DisableIRO(USART2_IROn):
                                                          45
                                                                 uint32_t *pMem = (uint32_t *)MemoryAddr;
12
                                                          46
13
       CPU_NVIC_DisableIRO(WWDG_IROn);
                                                          47
                                                                 // First address is the stack pointer initial value
       CPU_NVIC_DisableIRO(RTC_IROn);
                                                          48
                                                                 __set_MSP(*pMem); // Set stack pointer
14
15
       CPU_NVIC_DisableIRO(FLASH_IROn);
                                                          49
                                                          50
       CPU_NVIC_DisableIRO(RCC_IROn);
                                                                 // Now get main app entry point address
16
                                                          51
                                                                 pMem++:
17
       CPU_NVIC_DisableIRO(EXTI0_1_IROn);
                                                          52
                                                                 void (*pMainApp)(void) = (void (*)(void))(*pMem);
       CPU_NVIC_DisableIRO(EXTI2_3_IROn);
                                                          53
19
       CPU_NVIC_DisableIRO(EXTI4_15_IROn);
                                                          54
                                                                 // Jump to main application (0x0800 0004)
20
       CPU_NVIC_DisableIRO(DMA1_Channel1_IROn);
                                                          55
                                                                 pMainApp();
       CPU_NVIC_DisableIRO(DMA1_Channel2_3_IROn);
21
                                                          56 }
       CPU_NVIC_DisableIRO(DMA1_Channel4_5_IROn);
       CPU_NVIC_DisableIRO(ADC1_IROn);
       CPU_NVIC_DisableIRO(TIM1_BRK_UP_TRG_COM_IROn);
24
25
       CPU_NVIC_DisableIR()(TIM1_CC_IR()n);
26
       CPU_NVIC_DisableIRO(TIM3_IROn);
27
       CPU_NVIC_DisableIRO(TIM6_IROn);
       CPU_NVIC_DisableIRO(TIM7_IROn);
```


CPU\_NVIC\_DisableIRO(TIM14\_IROn);

CPU\_NVIC\_DisableIRO(TIM15\_IRQn);

29

30

```
#define FIRMWARE_START_ADDR
                                               (uint32_t)(&_main_app_start_address)
   void Remap_Table(void)
       // Copy interrupt vector table to the RAM.
       volatile uint32_t *VectorTable = (volatile uint32_t *)0x200000000;
       uint32_t ui32_VectorIndex = 0;
       for(ui32_VectorIndex = 0; ui32_VectorIndex < 48; ui32_VectorIndex++)</pre>
           VectorTable[ui32_VectorIndex] = *(__IO uint32_t*)((uint32_t)FIRMWARE_START
9
11
12
       __HAL_RCC_AHB_FORCE_RESET();
13
14
       // Enable SYSCFG peripheral clock
15
       __HAL_RCC_SYSCFG_CLK_ENABLE();
16
17
       __HAL_RCC_AHB_RELEASE_RESET();
18
19
       // Remap RAM into 0x0000 0000
20
       __HAL_SYSCFG_REMAPMEMORY_SRAM();
21 }
```



### Importantes links sobre o gcc++

https://stackoverflow.com/questions/15265295/understanding-the-libc-init-array http://static.grumpycoder.net/pixel/uC-sdk-doc/initfini\_8c\_source.html

## Obrigado