



# GPIO MCU ARM Cortex M0+

Prof° Fernando Simplicio

#### ■ FRDM-KL25Z





#### GPIOs (General-Purpose Input/Output)

- Representam os periféricos para leitura e escrita de dados para interfaceamento com dispositivos.
- Nos MCUs Kinetis cada porta possui 32 pinos [31:0].
- Cada porta é conectada ao MCU através de um barramento, possibilitando a comunicação do MCU com módulos de menor desempenho.

\_ .

| Chip signal name       | Module signal name | Description                  | I/O |
|------------------------|--------------------|------------------------------|-----|
| PTA[31:0] <sup>1</sup> | PORTA31-PORTA0     | General-purpose input/output | I/O |
| PTB[31:0] <sup>1</sup> | PORTB31-PORTB0     | General-purpose input/output | I/O |
| PTC[31:0] <sup>1</sup> | PORTC31-PORTC0     | General-purpose input/output | I/O |
| PTD[31:0] <sup>1</sup> | PORTD31-PORTD0     | General-purpose input/output | I/O |
| PTE[31:0] <sup>1</sup> | PORTE31-PORTE0     | General-purpose input/output | I/O |

#### Registradores do periférico GPIO.

- Cada porta possui um conjunto de registradores para controle dos pinos.
- 1. Port Data Direction Register (GPIOx\_PDDR) configura entrada ou saída
- 2. Port Data Output Register (GPIOx\_PDOR) configura o nível lógico do pino
- 3. Port Set Output Register (GPIOx\_PSOR) nível lógico 1 para setar o pino
- 4. Port Clear Output Register(GPIOx\_PCOR) nível lógico 1 para zerar o pino
- 5. Port Toggle Output Register (GPIOx\_PTOR) nível lógico 1 para inverter o
- 6. nível lógico presente no pino
- 7. Port Data Input Register (GPIOx\_PDIR) registro para leitura da porta


#### Mapa de memória da PORTA.

 Cada porta possui um conjunto de registradores para controle dos pinos.

| Absolute<br>address<br>(hex) | Register name                             | Width<br>(in bits) | Access                   | Reset value      | Section/<br>page |
|------------------------------|---|--------------------|--------------------------|------------------|------------------|
| 400F_F000                    | Port Data Output Register (GPIOA_PDOR)    | 32                 | R/W                      | 0_0000<br>_0000h | 55.2.1/1745      |
| 400F_F004                    | Port Set Output Register (GPIOA_PSOR)     | 32                 | W<br>(always<br>reads 0) | 0_0000<br>_0000h | 55.2.2/1746      |
| 400F_F008                    | Port Clear Output Register (GPIOA_PCOR)   | 32                 | W<br>(always<br>reads 0) | 0_0000<br>_0000h | 55.2.3/1746      |
| 400F_F00C                    | Port Toggle Output Register (GPIOA_PTOR)  | 32                 | W<br>(always<br>reads 0) | 0_0000<br>_0000h | 55.2.4/1747      |
| 400F_F010                    | Port Data Input Register (GPIOA_PDIR)     | 32                 | R                        | 0_0000<br>_0000h | 55.2.5/1747      |
| 400F_F014                    | Port Data Direction Register (GPIOA_PDDR) | 32                 | R/W                      | 0_0000<br>_0000h | 55.2.6/1748      |

#### Registrador do GPIO – ativação do clock.

1-First We Must deliver clock to GpioX Module




Warning: IF you try to read or write in any Register in GpioX Module without deliver Clock, you will cause <u>bus</u> <u>fault Exception</u>

#### Registrador do GPIO – ativação do clock.

Na configuração padrão os clocks de áreas específicas que não estão em uso são desativados, reduzindo o consumo dinâmico necessário.


Para utilizar um periférico particular ou recurso o usuário precisa ativar esse clock para recurso individualmente:


#### 12.2.9 System Clock Gating Control Register 5 (SIM\_SCGC5)



#### Pin Control Register n (PORTx\_PCRn) - MUX

Multiplexação dos recursos: interrupção, DMA, multiplexador dos pinos, capacidade de corrente (Drive Strength Enable), saída com dreno aberto (Open Drain Enable), filtro dos pinos de entrada, velocidade (*Slew Rate Enable*), pull up, pull down, etc..





<sup>\*</sup> Notes:

x = Undefined at reset.

#### Pin Control Register n (PORTx\_PCRn)

#### PORTx\_PCRn field descriptions (continued)


| Field    | Description |  |  |  |
|----------|-------------|--|--|--|
| 23–20    | This fiel   | d is reserved.   |  |  |
| Reserved | This rea    | d-only field is reserved and always has the value 0.   |  |  |
| 19–16    | Interrup    | Configuration  |  |  |
| IRQC     | This fiel   | ld is read only for pins that do not support interrupt generation.   |  |  |
|          |             | interrupt configuration is valid in all digital pin muxing modes. The corresponding pin is configured rate interrupt/DMA request as follows: |  |  |
|          | 0000        | Interrupt/DMA request disabled.  |  |  |
|          | 0001        | DMA request on rising edge.  |  |  |
|          | 0010        | DMA request on falling edge.   |  |  |
|          | 0011        | DMA request on either edge.  |  |  |
|          | 1000        | Interrupt when logic zero.   |  |  |
|          | 1001        | Interrupt on rising edge.  |  |  |
|          | 1010        | Interrupt on falling edge.   |  |  |
|          | 1011        | Interrupt on either edge.  |  |  |
|          | 1100        | Interrupt when logic one.  |  |  |
|          | Others      | Reserved.  |  |  |

#### Pin Control Register n (PORTx\_PCRn)

| Pin Mux Control   |
|---|
| Not all pins support all pin muxing slots. Unimplemented pin muxing slots are reserved and may result in configuring the pin for a different pin muxing slot.   |
| The corresponding pin is configured in the following pin muxing slot as follows:  |
| 000 Pin disabled (analog).  |
| 001 Alternative 1 (GPIO).   |
| 010 Alternative 2 (chip-specific).  |
| 011 Alternative 3 (chip-specific).  |
| 100 Alternative 4 (chip-specific).  |
| 101 Alternative 5 (chip-specific).  |
| 110 Alternative 6 (chip-specific).  |
| 111 Alternative 7 (chip-specific).  |
| This field is reserved.   |
| This read-only field is reserved and always has the value 0.  |
| Drive Strength Enable   |
| This bit is read only for pins that do not support a configurable drive strength.   |
| Drive strength configuration is valid in all digital pin muxing modes.  |
| <ul> <li>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</li> <li>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</li> </ul> |
|   |

#### Pin Control Register n (PORTx\_PCRn)

|          | i  |
|----------|--|
| 2<br>SRE | Slew Rate Enable   |
| SHL      | This bit is read only for pins that do not support a configurable slew rate.   |
|          | Slew rate configuration is valid in all digital pin muxing modes.  |
|          | 0 Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.   |
|          | 1 Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.   |
| 1<br>PE  | Pull Enable  |
| PE       | This bit is read only for pins that do not support a configurable pull resistor. Refer to the Chapter of Signal Multiplexing and Signal Descriptions for the pins that support a configurable pull resistor. |
|          | Pull configuration is valid in all digital pin muxing modes.   |
|          | 0 Internal pullup or pulldown resistor is not enabled on the corresponding pin.  |
|          | 1 Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a<br>digital input.  |
| 0        | Pull Select  |
| PS       | This bit is read only for pins that do not support a configurable pull resistor direction.   |
|          | Pull configuration is valid in all digital pin muxing modes.   |
|          | 0 Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable<br>field is set.   |
|          | 1 Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set.  |



## Registrador de Direção Input/Output (GPIOx\_PDDR) Seta ou reseta um determinado GPIO ou a porta completa.

#### 41.2.6 Port Data Direction Register (GPIOx\_PDDR)

The PDDR configures the individual port pins for input or output.


#### GPIOx\_PDDR field descriptions

| Field | Description   |
|-------|---|
| PDD   | Port Data Direction  Configures individual port pins for input or output.  Description of the GPIO function.  Pin is configured as general-purpose output, for the GPIO function. |

#### Seta as GPIOs (GPIOx\_PSOR)

#### 41.2.2 Port Set Output Register (GPIOx\_PSOR)

This register configures whether to set the fields of the PDOR.




#### GPIOx\_PSOR field descriptions

| Field        | Description  |
|--------------|--|
| 31-0<br>PTSO | Port Set Output  Writing to this register will update the contents of the corresponding bit in the PDOR as follows:    |
|              | <ul> <li>Corresponding bit in PDORn does not change.</li> <li>Corresponding bit in PDORn is set to logic 1.</li> </ul> |

#### Reseta as GPIOs (GPIOx\_PCOR)

#### 41.2.3 Port Clear Output Register (GPIOx\_PCOR)

This register configures whether to clear the fields of PDOR.



#### GPIOx\_PCOR field descriptions

0 0

0 0

0 0 0 0 0 0 0 0

| Field        | Description   |  |
|--------------|---|--|
| 31–0<br>PTCO | Port Clear Output  Writing to this register will update the contents of the corresponding bit in the Port Data Output Register (PDOR) as follows: |  |
|              | <ul> <li>Corresponding bit in PDORn does not change.</li> <li>Corresponding bit in PDORn is cleared to logic 0.</li> </ul>                        |  |


Info:

Como você percebeu existe dois registradores responsáveis em setar e resetar um GPIO. Portanto não é utilizado o método READ-MODIFY-WRITE como encontrado em muitos outros MCUs.

#### Inverte o estado lógido das GPIOs (GPIOx\_PTOR)

#### 41.2.4 Port Toggle Output Register (GPIOx\_PTOR)






#### GPIOx\_PTOR field descriptions

| Field | Description  |
|-------|--|
| PTTO  | Port Toggle Output  Writing to this register will update the contents of the corresponding bit in the PDOR as follows:  Corresponding bit in PDORn does not change.  Corresponding bit in PDORn is set to the inverse of its existing logic state. |

#### Leitura da GPIO (GPIOx\_PDIR)

#### 41.2.5 Port Data Input Register (GPIOx\_PDIR)



#### GPIOx\_PDIR field descriptions

| Field       | Description  |
|-------------|--|
| 31–0<br>PDI | Port Data Input  |
|             | Reads 0 at the unimplemented pins for a particular device. Pins that are not configured for a digital function read 0. If the Port Control and Interrupt module is disabled, then the corresponding bit in PDIR does not update. |
|             | <ul> <li>0 Pin logic level is logic 0, or is not configured for use by digital function.</li> <li>1 Pin logic level is logic 1.</li> </ul>   |

#### **Exemplo:**

```
//HABILITA O CLOCK NAS PORTAS D. C e A.
SIM_SCGC5 |= SIM_SCGC5_PORTD_MASK | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTA_MASK;
//PINOS COMO DIGITAIS (BARRAMENTO)
PORTC_PCR9 = PORT_PCR_MUX(1) | PORT_PCR_DSE_MASK | PORT_PCR_PE_MASK | PORT_PCR_PS_MASK; //d7
PORTC PCR8 = PORT PCR MUX(1) | PORT PCR DSE MASK | PORT PCR PE MASK | PORT PCR PS MASK; //d6
PORTA_PCR5 = PORT_PCR_MUX(1) | PORT_PCR_DSE_MASK | PORT_PCR_PE_MASK | PORT_PCR_PS_MASK; //d5
PORTA_PCR4 = PORT_PCR_MUX(1) | PORT_PCR_DSE_MASK | PORT_PCR_PE_MASK | PORT_PCR_PS_MASK; //d4
PORTA PCR13 = PORT PCR MUX(1) | PORT PCR DSE MASK | PORT PCR PE MASK | PORT PCR PS MASK; //rs
PORTD PCR5 = PORT PCR MUX(1) | PORT PCR DSE MASK | PORT PCR PE MASK | PORT PCR PS MASK; //en
//PINOS COMO SAIDA
GPIOC PDDR = (1 << 9) \mid (1 << 8):
GPIOA PDDR |= (1<<13) | (1<<5) | (1<<4); //PT13=RS PTD5 = EN
GPIOD PDDR |= (1 << 5);
//PINOS RESETADOS
GPIOC PCOR = (1 << 9) \mid (1 << 8);
GPIOA PCOR = (1 << 13) | (1 << 5) | (1 << 4);
GPIOD PCOR = (1 < < 5);
```

#### **Exemplo:**

```
GPIOA_PDDR &= ~(1 << 19); // Configuração da chave SW1
GPIOE_PDDR &= ~(1 << 26); // Configuração da chave SW2
If ((GPIOA_PDIR & (1 << 19) == 0) || (GPIOE_PDIR & (1 << 26) == 0))
{
```

#### Dicas:

Port Data Output Register (GPIOx\_PDOR) - If you write **GPIOB\_PDOR |=** (1 << 18); you will get a high level on the pin PTB18, If you write **GPIOB\_PDOR** &= ~(1 << 18); you will get a low level on the pin PTB18. Port Set Output Register (GPIOx\_PSOR) - If you write GPIOB\_PSOR /= (1 << 18); you will get a high level on the pin PTB18, If you write GPIOB\_PSOR &= ~(1 << 18); anything will happen. Port Clear Output Register (GPIOx\_PCOR) - If you write **GPIOB\_PCOR |=** (1 << 18); you will get a low level on the pin PTB18, If you write *GPIOB\_PCOR* &= ~(1 << 18); anything will happen. Port Toggle Output Register (GPIOx\_PTOR) - If you write GPIOB\_PTOR |= (1 << 18); you will get a opposite level you have on the pin PTB18, If you write GPIOB\_PTOR &= ~(1 << 18); anything will happen.

```
#include <MKL25Z4.h>
void delay(int time)
 for(int i; i < time; ++i){}
int main(void)
           SystemInit():
           SIM SCGC5 |= SIM SCGC5 PORTB MASK:
           PORTB_PCR18 = PORT_PCR_MUX(1) |
                       PORT PCR DSE MASK |
                       PORT PCR_PE_MASK
                       PORT PCR PS MASK:
           //Configura como saída.
           GPIOB PDDR |= (1<<18);
           //Seta o pino;
           GPIOB_PSOR |= (1<<18);
  for (;;) {
           GPIOB PSOR |= (1<<18); //liga
           delay(100000);
           GPIOB_PCOR |= (1<<18); //desliga
           delay(100000);
```

#### **Primeiro Programa:**

