Ve370 Introduction to Computer Organization

Homework 2 Solutions

Assigned: September 30, 2021

Due: 2:00pm on October 12, 2021

Submit a PDF file on Canvas

1. (5 points) Following memory location has address 0x0F000000 and content 0x15C78933.

	0	1	2	3
0x0F000000	33	89	C7	15

Write RISC-V assembly instructions to load the byte C7 as a signed number into register x20, then show the content of x20 after the operations.

Answer:

```
addi x20, x0, 0
lui x20, 0x0F000
lb x20, 2(x20)
Content of x20 is: FFFF FFC7
```

2. (10 points) The RISC-V assembly program below computes the factorial of a given input n (n!). The integer input is passed through register x12, and the result is returned in register x10. In the assembly code below, there are a few errors. Correct the errors.

3. (10 points) Consider a proposed new instruction named rpt. This instruction combines a loop's condition check and counter decrement into a single instruction. For example,

```
rpt x29, loop
```

would do the following:

```
if (x29 > 0) {
    x29=x29-1;
    goto loop;
}
```

1) (5 points) If this instruction were to be added to the RISC-V instruction set, what is the most appropriate instruction format?

Answer:

The J format would be most appropriate because it would allow the maximum number of bits possible for the "loop" parameter, thereby maximizing the utility of the instruction.

2) (5 points) What is the shortest sequence of RISC-V instructions that performs the same operation?

Answer:

```
loop: addi x29, x29, -1 # Subtract 1 from x29
  bgt x29, x0, loop # Continue if x29 not negative
  addi x29, x29, 1 # Add back 1 that shouldn't have been
  # subtracted.
```

4. (7 points) Given a 32-bit RISC-V machine instruction:

1) (6 points) What does the assembly instruction do?

Answer:

bne x20, x22, Target
where Target address = current PC + (-12)

2) (1 point) What type of instruction is it?

Answer:

B type.

5. (6 points) Given RISC-V assembly instruction:

$$lw x21, -32(sp)$$

1) (5 points) What is the corresponding binary representation?

Answer:

2) (1 point) What type of instruction is it?

Answer:

I type

- 6. (12 points) If the RISC-V processor is modified to have 128 registers rather than 32 registers:
 - 1) (4 points) show the bit fields of an R-type format instruction assuming opcode and func fields are not changed.

Answer:

funct7	rs2	rs1	funct3	rd	opcode
7 bits	7 bits	7 bits	3 bits	7 bits	7 bits

The total number of bits would be 38 bits.

2) (4 points) What would happen to the I-type instruction if we want to keep the total number of bits for an instruction unchanged?

Answer:

imm	rs1	funct3	rd	opcode
8 bits	7 bits	3 bits	7 bits	7 bits

If we keep the total number of bits 32, each register field will be 7 bits, opcode and func3 fields have to stay the same to specify different functions, then the immediate field has to be 4 bits shorter (8 bits).

3) (4 points) What is the impact on the range of addresses for a beq instruction? Assume all instructions remain 32 bits long and the size of opcode and func fields don't change.

Answer:

imm	rs2	rs1	funct3	imm	opcode
3 bits	7 bits	7 bits	3 bits	5 bits	7 bits


The immediate number will be 4 bits shorter. Originally, the range of beq was $-2^{12} \sim 2^{12}-1$ After the change, the range becomes $-2^8 \sim 2^8-1$ The difference is 7680 bytes or 7680/4=1920 words/instructions.

7. (15 points) Convert the following assembly code fragment into machine code, assuming the memory location of the first instruction (LOOP) is 0x1000F400

DONE: ...

LOOP:blt	0x1000F400	0_000000_00101_00000_100_0100_0_1100011
jal	0x1000F404	0_0000001000_0_00000000_00000_1101111
ELSE:addi	0x1000F408	11111111111_00101_000_00101_0010011
addi	0x1000F40C	00000000010_11001_000_11001_0010011
jal	0x1000F410	1_1111111000_1_111111111_00000_1101111
DONE:	0x1000F414	-

8. (15 points) Model the Register File component shown below in Verilog HDL. Show source code and screen shots of simulation results.



9. (20 points) Model the following Immediate Generator component in Verilog HDL. Show source code, and simulation results of one instruction for each type involving immediate numbers.

