



# **Topic 4**

## **Instruction Encoding**

# Representing Instructions

- Assembly instructions are translated into binary information
  - Called *machine code*
- RISC-V instructions are
  - Encoded as 32-bit instruction words
  - Stored in 32-bit long memory locations
  - Small number of formats encode operation code (opcode), register numbers, ...
  - **Regularity!**

# Representing Instructions

- Represent RISC-V instructions with 6 types (format)
  - R-type (Register)
  - I-type (Immediate)
  - S-type (Store)
  - U-type (Load upper immediate)
  - B-type (Branch), a.k.a. SB-type
  - J-type (Jump), a.k.a. UJ-type

# Instruction Types

Type	Field					
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
<b>R-type</b>	funct7	rs2	rs1	funct3	rd	opcode
<b>I-type</b>	immediate[11:0]		rs1	funct3	rd	opcode
<b>S-type</b>	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode
<b>B-type</b>	immed[11,9:4]	rs2	rs1	funct3	immed[3:0,10]	opcode
<b>U-type</b>	immediate[19:0]				rd	opcode
<b>J-type</b>	immediate[19,9:0,10,18:11]				rd	opcode

# R-type




## ■ Instruction fields

- opcode: operation code
- rd: destination register number
- funct3: 3-bit function code (additional opcode)
- rs1: the first source register number
- rs2: the second source register number
- funct7: 7-bit function code (additional opcode)

# R-type Example

add x9, x20, x21



funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
0	21	20	0	9	51
0000000	10101	10100	000	01001	0110011

0000 0001 0101 1010 0000 0100 1011 0011<sub>2</sub> = 015A04B3<sub>16</sub>


# I-type



- Immediate arithmetic instructions
  - rs1: source register number
  - immediate: constant operand
    - 2's complement, sign extended
- load instructions
  - rs1: base address register number
  - immediate: offset added to base address
    - 2s-complement, sign extended
- *Design Principle 3: Good design demands good compromises*
  - Keep formats as similar as possible

# I-type Example 1

addi x9, x20, 4




$00000000010010100000010010010011_2 = 004A0493_{16}$



# I-type Example 2

lw x9, -4(x20)



Immediate[11:0]	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits
-4	20	2	9	3
111111111100	10100	010	01001	0000011

$11111111110010100010010010000011_2 = \text{FFCA2483}_{16}$


# S-type



- For store instructions
- immediate: offset added to base address
- *Design Principle 3: Good design demands good compromises*
  - Keep formats as similar as possible
  - Split the 12-bit immediate so that rs1 and rs2 fields are always in the same place

# S-type Example

sw x9, -4(x20)



-4 = 1111111\_11100


1111111	01001	10100	010	11100	0100011
---------	-------	-------	-----	-------	---------

-1	9	20	2	-4	35
----	---	----	---	----	----

$11111110100110100010111000100011_2 = \text{FE9A2E23}_{16}$

# B-type


- beq, bne, blt, bge, bltu, bgeu
- Most branch targets are near branch
  - Forward or backward
  - So 12-bits are enough
- B type:



Branch Target address (Target PC)  
= Current PC + immediate  $\times$  2

# B-type Example

beq x20, x21, Target



immediate = (Branch Target – Current PC) >> 1


e.g. immediate = -4 = **1\_1\_11111\_1100**

<b>1</b>	<b>111111</b>	10101	10100	000	<b>1100</b>	<b>1</b>	1100011
----------	---------------	-------	-------	-----	-------------	----------	---------

<b>-1</b>	21	20	0	<b>25</b>	99
-----------	----	----	---	-----------	----

$111111111010110100000110011100011_2 = \text{FF5A0CE3}_{16}$


# U-type



- For load upper immediate lui instruction (and auipc)


# U-type Example

lui x20, 0x12345



$$00010010001101000101101000110111_2 = 12345A37_{16}$$

# J-type




- For Jump and link (jal)
  - $x1 \leq PC + 4$ , x1 is called return address reg.
  - $\text{Target PC} \leq \text{Current PC} + \text{immediate} \times 2$
- target uses 20-bit immediate for larger range




# J-type Example

jal x1, Target



immediate = (Target PC – Current PC) >> 1

e.g. immediate = 14 = **0**\_00000000\_**0**\_0000001110



000000011100000000000000011101111<sub>2</sub> = 01C000EF<sub>16</sub>


# Performance Considerations

Type	Field					
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
<b>R-type</b>	funct7	rs2	rs1	funct3	rd	opcode
<b>I-type</b>	immediate[11:0]		rs1	funct3	rd	opcode
<b>S-type</b>	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode
<b>B-type</b>	immed[11,9:4]	rs2	rs1	funct3	immed[3:0,10]	opcode
<b>U-type</b>	immediate[19:0]				rd	opcode
<b>J-type</b>	immediate[19,9:0,10,18:11]				rd	opcode


- In B-type (SB-type) and J-type (UJ-type), immediate bits are swirled around
  - Create difficulty for assemblers
  - But save hardware (muxes) on the critical path

# RISC-V Addressing Summary

## 1. Immediate addressing




## 2. Register addressing




Registers

Register


## 3. Base addressing




Memory



## 4. PC-relative addressing



Memory



# Big Picture – CPU and Data

