
# Topic 8

### **Control Hazards**

#### **Branch Hazards**

Current implementation

Determination for branch in MEM stage





### **Control Hazards**

- Branch determines flow of control
  - Fetching next instruction depends on branch outcome
  - Pipeline can't always fetch correct instruction
    - Still working on ID stage of branch
- In RISC-V pipeline
  - Need to compare registers and compute target early in the pipeline

#### **Branch Hazards**

#### Branch outcome determined in MEM






### **Branch Hazard Resolutions**

- Stall on branch
- Always assume branch not taken
- Branch prediction

#### Stall on Branch

 Wait until branch outcome is determined before fetching the next instruction




# Reducing Branch Delay

- By moving hardware for determining branch outcome to the ID stage, including
  - Target address adder
  - Register comparator
  - Branch logic (the and gate)

### Stall on Branch

 Insert only one bubble after moving the branch decision making to ID stage




### **Branch Hazard Resolutions**

- Stall on branch
- Always assume branch not taken
- Branch prediction

#### **Assume Branch Not Taken**


- If we are right, lucky us!
- If we are wrong, penalty will be to flush one (previously, three) instructions


# **Example: Branch Taken**




#### Flush an Instruction

- Assume branch should not be taken, but wrong, then we need to flush the wrongly fetched instruction
- Flush: To discard the wrong instruction in pipeline, equivalent to neutralize all operations
  - Clear IF/ID pipeline register, by a new control signal IF.Flush
    - Flushes the instruction in IF stage





 If a comparison register is a destination of 2<sup>nd</sup> preceding ALU instruction




Can resolve using new forwarding path


### **Forwarding Paths**

 Forwarding paths are created between stage pipeline register and comparator inputs


Conditions to determine Forward1 and Forward2?




If a comparison register is a destination of immediately preceding ALU instruction or 2<sup>nd</sup> preceding load instruction



Need 1 stall cycle even with forwarding



- If a comparison register is a destination of immediately preceding load instruction
  - Need 2 stall cycles



### **Branch Hazard Resolutions**

- Stall on branch
- Always assume branch not taken
- Branch prediction (instead of assumption)

#### **Branch Prediction**

- Static prediction
  - Based on typical branch behavior
  - Example: loop and if-statement branches
    - Could predict backward branches taken
    - Could predict forward branches not taken
- Dynamic prediction
  - Hardware measures actual branch behavior
    - e.g., record recent history of each branch in a table
  - Assume future behavior will continue the trend
    - If wrong, take penalty, and update history

## **Dynamic Branch Prediction**

- In deeper and superscalar pipelines, branch penalty is more significant
- Use dynamic prediction
  - Branch prediction buffer (aka branch history table)
  - Indexed by recent branch instruction addresses
  - Stores outcome (taken/not taken)
  - To execute a branch
    - Check table, expect the same outcome
    - Start fetching from fall-through or target
    - If wrong, flush pipeline and flip prediction

# 1-Bit Predictor: Shortcoming

Inner loop branches mispredicted twice!

```
outer: ...
inner: ...
beq ..., ..., inner
...
beq ..., ..., outer
```

- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around

#### 2-Bit Predictor

 Only change prediction on two successive mispredictions

