
Invariant Specification
Contract (Φ)
Preconditions
Observable Signal
Target ISAs (I)
x86 · ARM · RISC-V
Lowering Semantics
Contrac
Dual Deterministic Checkers
Static Audit Checkers
AST, DWARF frames & asm layout
Dynamic Sandbox Checkers
Memory traps, canary alerts & signals
Differential Configuration Profiler
Defense-enabled (-O2) vs. Baseline
Verdic
4-State Verdict
PASS Invariant
FAIL Silent Bug
NA Precond. Unmet
ERROR Build Fault
0 LLM in Verdict