# Introduction to Paging

This post introduces paging, a very common memory management scheme that we will also use for our operating system. It explains why memory isolation is needed, how segmentation works, what virtual memory is, and how paging solves memory fragmentation issues. It also explores the layout of multilevel page tables on the x86 64 architecture.

This blog is openly developed on GitHub. If you have any problems or questions, please open an issue there. You can also leave comments at the bottom. The complete source code for this post can be found in the post-08 branch.

# **Memory Protection**

One main task of an operating system is to isolate programs from each other. Your web browser shouldn't be able to interfere with your text editor, for example. To achieve this goal, operating systems utilize hardware functionality to ensure that memory areas of one process are not accessible by other processes. There are different approaches depending on the hardware and the OS implementation.

As an example, some ARM Cortex-M processors (used for embedded systems) have a Memory Protection Unit (MPU), which allows you to define a small number (e.g., 8) of memory regions with different access permissions (e.g., no access, read-only, read-write). On each memory access, the MPU ensures that the address is in a region with correct access permissions and throws an exception otherwise. By changing the regions and access permissions on each process switch, the operating system can ensure that each process only accesses its own memory and thus isolates processes from each other.

On x86, the hardware supports two different approaches to memory protection: segmentation and paging.

# **Segmentation**

Segmentation was already introduced in 1978, originally to increase the amount of addressable memory. The situation back then was that CPUs only used 16-bit addresses, which limited the amount of addressable memory to 64 KiB. To make more than these 64 KiB accessible, additional segment registers were introduced, each containing an offset address. The CPU automatically added this offset on each memory access, so that up to 1 MiB of memory was accessible.

The segment register is chosen automatically by the CPU depending on the kind of memory access: For fetching instructions, the code segment CS is used, and for stack operations (push/pop), the stack segment SS is used. Other instructions use the data segment extra segment ES. Later, two additional segment registers, FS and GS, were added, which can be used freely.

In the first version of segmentation, the segment registers directly contained the offset and no access control was performed. This was changed later with the introduction of the protected mode. When the CPU runs in this mode, the segment descriptors contain an index into a local

#### Other Lang

- Chinese (s
- Japanese
- Persian

or global *descriptor table*, which contains – in addition to an offset address – the segment size and access permissions. By loading separate global/local descriptor tables for each process, which confine memory accesses to the process's own memory areas, the OS can isolate processes from each other.


By modifying the memory addresses before the actual access, segmentation already employed a technique that is now used almost everywhere: *virtual memory*.

#### **Virtual Memory**

The idea behind virtual memory is to abstract away the memory addresses from the underlying physical storage device. Instead of directly accessing the storage device, a translation step is performed first. For segmentation, the translation step is to add the offset address of the active segment. Imagine a program accessing memory address <code>0x1234000</code> in a segment with an offset of <code>0x1111000</code>: The address that is really accessed is <code>0x2345000</code>.

To differentiate the two address types, addresses before the translation are called *virtual*, and addresses after the translation are called *physical*. One important difference between these two kinds of addresses is that physical addresses are unique and always refer to the same distinct memory location. Virtual addresses, on the other hand, depend on the translation function. It is entirely possible that two different virtual addresses refer to the same physical address. Also, identical virtual addresses can refer to different physical addresses when they use different translation functions.

An example where this property is useful is running the same program twice in parallel:



Here the same program runs twice, but with different translation functions. The first instance has a segment offset of 100, so that its virtual addresses 0–150 are translated to the physical addresses 100–250. The second instance has an offset of 300, which translates its virtual addresses 0–150 to physical addresses 300–450. This allows both programs to run the same code and use the same virtual addresses without interfering with each other.

Another advantage is that programs can now be placed at arbitrary physical memory locations, even if they use completely different virtual addresses. Thus, the OS can utilize the full amount

0 0


of available memory without needing to recompile programs.

External tragmen.


Internal fragm


#### **Fragmentation**

The differentiation between virtual and physical addresses makes segmentation really powerful. However, it has the problem of fragmentation. As an example, imagine that we want to run a third copy of the program we saw above:



There is no way to map the third instance of the program to virtual memory without overlapping, even though there is more than enough free memory available. The problem is that we need *continuous* memory and can't use the small free chunks.





Now there is enough continuous space to start the third instance of our program.


The disadvantage of this defragmentation process is that it needs to copy large amounts of memory, which decreases performance. It also needs to be done regularly before the memory becomes too fragmented. This makes performance unpredictable since programs are paused at random times and might become unresponsive.

The fragmentation problem is one of the reasons that segmentation is no longer used by most systems. In fact, segmentation is not even supported in 64-bit mode on x86 anymore. Instead, *paging* is used, which completely avoids the fragmentation problem.

# **Paging**

The idea is to divide both the virtual and physical memory space into small, fixed-size blocks. The blocks of the virtual memory space are called *pages*, and the blocks of the physical address space are called *frames*. Each page can be individually mapped to a frame, which makes it possible to split larger memory regions across non-continuous physical frames.

The advantage of this becomes visible if we recap the example of the fragmented memory space, but use paging instead of segmentation this time:



In this example, we have a page size of 50 bytes, which means that each of our memory regions is split across three pages. Each page is mapped to a frame individually, so a continuous virtual memory region can be mapped to non-continuous physical frames. This allows us to start the third instance of the program without performing any defragmentation before.

#### **Hidden Fragmentation**

Compared to segmentation, paging uses lots of small, fixed-sized memory regions instead of a few large, variable-sized regions. Since every frame has the same size, there are no frames that are too small to be used, so no fragmentation occurs.

Or it seems like no fragmentation occurs. There is still some hidden kind of fragmentation, the so-called internal fragmentation. Internal fragmentation occurs because not every memory region is an exact multiple of the page size. Imagine a program of size 101 in the above example: It would still need three pages of size 50, so it would occupy 49 bytes more than needed. To differentiate the two types of fragmentation, the kind of fragmentation that happens when using segmentation is called external fragmentation.

Internal fragmentation is unfortunate but often better than the external fragmentation that occurs with segmentation. It still wastes memory, but does not require defragmentation and makes the amount of fragmentation predictable (on average half a page per memory region).

# **Page Tables**

process here
ifs own
me. This
ual segment
nce there are We saw that each of the potentially millions of pages is individually mapped to a frame. This mapping information needs to be stored somewhere. Segmentation uses an individual segment selector register for each active memory region, which is not possible for paging since there are way more pages than registers. Instead, paging uses a table structure called page table to store the mapping information.

Each

For our above example, the page tables would look like this:

			Page	Frame	Flags	
0—	Virtual Memory		0	100	r/w	Physical Memory
O			50	150	r/w	0
			100	200	r/w	
150 —		'	150	-	-	100
			Page	Frame	Flags	
0—	Virtual Memory	<sup>-</sup>	0	300	r/w	250
			50	350	r/w	7.7.
150 —			100	400	r/w	
		]	150	-	-	450
	Virtual Memory		Page	Frame	Flags	550
0—			0	250	r/w	
			50	450	r/w	part part
150 —			100	500	r/w	of the state of th
		T	150	-	-	


We see that each program instance has its own page table. A pointer to the currently active table is stored in a special CPU register. On  $\times 86$ , this register is called  $\times 83$ . It is the job of the operating system to load this register with the pointer to the correct page table before running each program instance.

On each memory access, the CPU reads the table pointer from the register and looks up the mapped frame for the accessed page in the table. This is entirely done in hardware and completely invisible to the running program. To speed up the translation process, many CPU architectures have a special cache that remembers the results of the last translations.

Depending on the architecture, page table entries can also store attributes such as access permissions in a flags field. In the above example, the "r/w" flag makes the page both readable and writable.

# **Multilevel Page Tables**

The simple page tables we just saw have a problem in larger address spaces: they waste memory. For example, imagine a program that uses the four virtual pages 0, 1\_000\_000,



level 2 table It only needs 4 physical frames, but the page table has over a million entries. We can't omit the empty entries because then the CPU would no longer be able to jump directly to the correct otbi entry in the translation process (e.g., it is no longer guaranteed that the fourth page uses the pt 4 fourth entry). pt62 To reduce the wasted memory, we can use a two-level page table. The idea is that we use different page tables for different address regions. An additional table called level 2 page tables pt63 level black This is best explained by an example. Let's define that each level 1 page table is responsible for a region of size 19\_000. Then the following tables would exist for the contract to the size of the contract to contains the mapping between address regions and (level 1) page tables. DH64 ptbl pf3 Level 1 Page Table T1 Level 2 Page Table 0 0 r/w Virtual Memory Physical Memory 50 50 0 0 T1 Level 1 Page Table T2 100 1 000 000 10 000 1 000 050 100 Λ r/w 1 000 100 1 000 000 T2 50 150 r/w 1 000 150 -250 100 200 r/w 150 Page 0 falls into the first 10\_000 byte region, so it uses the first entry of the level 2 page table. This entry points to level 1 page table T1, which specifies that page 9 points to frame 9.

The pages 1\_000\_000, 1\_000\_050, and 1\_000\_100 all fall into the 100th 10\_000 byte region, so they use the 100th entry of the level 2 page table. This entry points to a different level 1 page table T2, which maps the three pages to frames 100, 150, and 200. Note that the page address in level 1 tables does not include the region offset. For example, the entry for page 1\_000\_050 is just 50.

We still have 100 empty entries in the level 2 table, but much fewer than the million empty entries before. The reason for these savings is that we don't need to create level 1 page tables for the unmapped memory regions between 18\_888 and 1\_888\_888 .

The principle of two-level page tables can be extended to three, four, or more levels. Then the page table register points to the highest level table, which points to the next lower level table, which points to the next lower level, and so on. The level 1 page table then points to the mapped frame. The principle in general is called a *multilevel* or *hierarchical* page table.

Now that we know how paging and multilevel page tables work, we can look at how paging is implemented in the x86\_64 architecture (we assume in the following that the CPU runs in 64-bit mode).

Paging on x86\_64


The x86\_64 architecture uses a 4-level page table and a page size of 4 KiB. Each page table, independent of the level, has a fixed size of 512 entries. Each entry has a size of 8 bytes, so each table is 512 \* 8 B = 4 KiB large and thus fits exactly into one page.

The page table index for each level is derived directly from the virtual address:

Index to page table

Evanslated physical frame

offset withre 7 each 7 page



We see that each table index consists of 9 bits, which makes sense because each table has 2^9 = 512 entries. The lowest 12 bits are the offset in the 4 KiB page (2^12 bytes = 4 KiB). Bits 48 to 64 are discarded, which means that x86\_64 is not really 64-bit since it only supports 48-bit addresses.


Even though bits 48 to 64 are discarded, they can't be set to arbitrary values. Instead, all bits in this range have to be copies of bit 47 in order to keep addresses unique and allow future extensions like the 5-level page table. This is called sign-extension because it's very similar to the sign extension in two's correctly sign-extended, the CPU throws an exception

It's worth noting that the re-Us optionally support 5-level page tables to extend virtual addresses from 48-bit to 57-bit. Given that optimizing our kernel for a specific CPU does make sense , we will only work with standard 4-level page tables in this post. hardware
Supported.
TLB
Thush
necessary

#### kample Translation


level 3

et's go through i example to u stand bew he translation process works in detail:




The physical address of the currently active level 4 page table, which is the root of the 4-level page table, is stored in the CR3 register. Each page table entry then points to the physical frame of the next level table. The entry of the level 1 table then points to the mapped frame. Note that all addresses in the page tables are physical instead of virtual, because otherwise the CPU would need to translate those addresses too (which could cause a never-ending recursion).

The above page table hierarchy maps two pages (in blue). From the page table indices, we can deduce that the virtual addresses of these two pages are 0x803FE7F000 and 0x803FE00000. Let's see what happens when the program tries to read from address 0x803FE7F5CE. First, we convert the address to binary and determine the page table indices and the page offset for the address:



With these indices, we can now walk the page table hierarchy to determine the mapped frame for the address:

- We start by reading the address of the level 4 table out of the CR3 register.
- The level 4 index is 1, so we look at the entry with index 1 of that table, which tells us that the level 3 table is stored at address 16 KiB.
- We load the level 3 table from that address and look at the entry with index 0, which points us to the level 2 table at 24 KiB.
- The level 2 index is 511, so we look at the last entry of that page to find out the address of the level 1 table.
- Through the entry with index 127 of the level 1 table, we finally find out that the page is mapped to frame 12 KiB, or 0x3000 in hexadecimal.
- The final step is to add the page offset to the frame address to get the physical address 0x3000 + 0x5ce = 0x35ce.



The permissions for the page in the level 1 table are r, which means read-only. The hardware enforces these permissions and would throw an exception if we tried to write to that page. Permissions in higher level pages restrict the possible permissions in lower levels, so if we set the level 3 entry to read-only, no pages that use this entry can be writable, even if lower levels specify read/write permissions.

It's important to note that even though this example used only a single instance of each table, there are typically multiple instances of each level in each address space. At maximum, there are:

- one level 4 table,
- 512 level 3 tables (because the level 4 table has 512 entries),
- 512 \* 512 level 2 tables (because each of the 512 level 3 tables has 512 entries), and
- 512 \* 512 \* 512 level 1 tables (512 entries for each level 2 table).

#### **Page Table Format**

Page tables on the x86\_64 architecture are basically an array of 512 entries. In Rust syntax:

```
#[repr(align(4096))]
pub struct PageTable {
    entries: [PageTableEntry; 512],
}
```

As indicated by the repr attribute, page tables need to be page-aligned, i.e., aligned an a 4 KiB boundary. This requirement guarantees that a page table always fills a complete page allows an optimization that makes entries very compact.

Each entry is 8 bytes (64 bits) large and has the following format:

		write-back =
Bit(s)	Name	Meaning write-through
0	present	the page is currently in memory
1	writable	it's allowed to write to this page
2	user accessible	if not set, only kernel mode code can access this page
3	write-through caching	writes go directly to memory
4	disable cache	no cache is used for this page
5	accessed	the CPU sets this bit when this page is used
6	dirty	the CPU sets this bit when a write to this page occurs
7	huge page/null	must be 0 in P1 and P4, creates a 1 GiB page in P3, creates a 2 MiB page in P2
8	global	page isn't flushed from caches on address space switch (PGE bit of CR4 register must be set)
9-11	available	can be used freely by the OS
12- 51	physical address	the page aligned 52bit physical address of the frame or the next page table
52- 62	available	can be used freely by the OS
63	no execute	forbid executing code on this page (the NXE bit in the EFER register must be set)  defence Strategy.

We see that only bits 12–51 are used to store the physical frame address. The remaining bits are used as flags or can be freely used by the operating system. This is possible because we always point to a 4096-byte aligned address, either to a page-aligned page table or to the start of a mapped frame. This means that bits 0–11 are always zero, so there is no reason to store these bits because the hardware can just set them to zero before using the address. The same is true for bits 52–63, because the x86\_64 architecture only supports 52-bit physical addresses (similar to how it only supports 48-bit virtual addresses).

Let's take a closer look at the available flags:

- The present flag differentiates mapped pages from unmapped ones. It can be used to
  temporarily swap out pages to disk when the main memory becomes full. When the page
  is accessed subsequently, a special exception called page fault occurs, to which the
  operating system can react by reloading the missing page from disk and then continuing
  the program.
- The writable and no execute flags control whether the contents of the page are writable or contain executable instructions, respectively.
- The accessed and dirty flags are automatically set by the CPU when a read or write to the page occurs. This information can be leveraged by the operating system, e.g., to decide which pages to swap out or whether the page contents have been modified since the last save to disk.
- The write-through caching and disable cache flags allow the control of caches for every page individually.

- The user accessible flag makes a page available to userspace code, otherwise, it is only
  accessible when the CPU is in kernel mode. This feature can be used to make system
  calls faster by keeping the kernel mapped while a userspace program is running. However,
  the Spectre vulnerability can allow userspace programs to read these pages nonetheless.
- The global flag signals to the hardware that a page is available in all address spaces and thus does not need to be removed from the translation cache (see the section about the TLB below) on address space switches. This flag is commonly used together with a cleared user accessible flag to map the kernel code to all address spaces.
- The huge page flag allows the creation of pages of larger sizes by letting the entries of the level 2 or level 3 page tables directly point to a mapped frame. With this bit set, the page size increases by factor 512 to either 2 MiB = 512 \* 4 KiB for level 2 entries or even 1 GiB = 512 \* 2 MiB for level 3 entries. The advantage of using larger pages is that fewer lines of the translation cache and fewer page tables are needed.

The x86\_64 crate provides types for page tables and their entries, so we don't need to create these structures ourselves.

#### **The Translation Lookaside Buffer**

A 4-level page table makes the translation of virtual addresses expensive because each translation requires four memory accesses. To improve performance, the x86\_64 architecture caches the last few translations in the so-called *translation lookaside buffer* (TLB). This allows skipping the translation when it is still cached.

Unlike the other CPU caches, the TLB is not fully transparent and does not update or remove translations when the contents of page tables change. This means that the kernel must manually update the TLB whenever it modifies a page table. To do this, there is a special CPU instruction called <a href="invlpg">invlpg</a> ("invalidate page") that removes the translation for the specified page from the TLB, so that it is loaded again from the page table on the next access. The TLB can also be flushed completely by reloading the <a href="CR3">CR3</a> register, which simulates an address space switch. The <a href="x86">x86</a>\_64 crate provides Rust functions for both variants in the <a href="tlb">tlb</a> module.

It is important to remember to flush the TLB on each page table modification because otherwise, the CPU might keep using the old translation, which can lead to non-deterministic bugs that are very hard to debug.

# Implementation

One thing that we did not mention yet: **Our kernel already runs on paging**. The bootloader that we added in the "A minimal Rust Kernel" post has already set up a 4-level paging hierarchy that maps every page of our kernel to a physical frame. The bootloader does this because paging is mandatory in 64-bit mode on x86\_64.

This means that every memory address that we used in our kernel was a virtual address. Accessing the VGA buffer at address <code>0xb8000</code> only worked because the bootloader *identity mapped* that memory page, which means that it mapped the virtual page <code>0xb8000</code> to the physical frame <code>0xb8000</code>.

Paging makes our kernel already relatively safe, since every memory access that is out of bounds causes a page fault exception instead of writing to random physical memory. The bootloader even sets the correct access permissions for each page, which means that only the pages containing code are executable and only data pages are writable.

#### **Page Faults**

Let's try to cause a page fault by accessing some memory outside of our kernel. First, we create a page fault handler and register it in our IDT, so that we see a page fault exception instead of a generic double fault:

```
// in src/interrupts.rs
lazy_static! {
    static ref IDT: InterruptDescriptorTable = {
        let mut idt = InterruptDescriptorTable::new();
        Γ....]
        idt.page_fault.set_handler_fn(page_fault_handler); // new
        idt
    };
}
use x86_64::structures::idt::PageFaultErrorCode;
use crate::hlt_loop;
extern "x86-interrupt" fn page_fault_handler(
    stack_frame: InterruptStackFrame,
    error_code: PageFaultErrorCode,
) {
    use x86_64::registers::control::Cr2;
    println!("EXCEPTION: PAGE FAULT");
    println!("Accessed Address: {:?}", Cr2::read());
    println!("Error Code: {:?}", error_code);
    println!("{:#?}", stack_frame);
    hlt_loop();
}
```

The CR2 register is automatically set by the CPU on a page fault and contains the accessed virtual address that caused the page fault. We use the Cr2::read function of the x86\_64 crate to read and print it. The PageFaultErrorCode type provides more information about the type of memory access that caused the page fault, for example, whether it was caused by a read or write operation. For this reason, we print it too. We can't continue execution without resolving the page fault, so we enter a hlt\_loop at the end.

Now we can try to access some memory outside our kernel:

```
// in src/main.rs
#[no_mangle]
pub extern "C" fn _start() → ! {
    println!("Hello World{}", "!");
    blog_os::init();
    // new
    let ptr = 0xdeadbeaf as *mut u8;
```

```
unsafe { *ptr = 42; }

// as before
#[cfg(test)]
  test_main();

println!("It did not crash!");
blog_os::hlt_loop();
}
```

When we run it, we see that our page fault handler is called:

```
Hello World!

EXCEPTION: PAGE FAULT

Accessed Address: VirtAddr(Oxdeadbeaf)

Error Code: CAUSED_BY_WRITE

InterruptStackFrame {
   instruction_pointer: VirtAddr(0x2031b2),
   code_segment: 8,
   cpu_flags: 0x246,
   stack_pointer: VirtAddr(0x57ac001ffe88),
   stack_segment: 0,
}
```

The CR2 register indeed contains <code>0xdeadbeaf</code>, the address that we tried to access. The error code tells us through the <code>CAUSED\_BY\_WRITE</code> that the fault occurred while trying to perform a write operation. It tells us even more through the <code>bits</code> that are not set. For example, the fact that the <code>PROTECTION\_VIOLATION</code> flag is not set means that the page fault occurred because the target page wasn't present.

We see that the current instruction pointer is <code>0x2031b2</code>, so we know that this address points to a code page. Code pages are mapped read-only by the bootloader, so reading from this address works but writing causes a page fault. You can try this by changing the <code>0xdeadbeaf</code> pointer to <code>0x2031b2</code>:

```
// Note: The actual address might be different for you. Use the address that
// your page fault handler reports.
let ptr = 0x2031b2 as *mut u8;

// read from a code page
unsafe { let x = *ptr; }
println!("read worked");

// write to a code page
unsafe { *ptr = 42; }
println!("write worked");
```

By commenting out the last line, we see that the read access works, but the write access causes a page fault:

```
Hello World!
read worked
EXCEPTION: PAGE FAULT
Accessed Address: VirtAddr(0x2031b2)
Error Code: PROTECTION_VIOLATION : CAUSED_BY_WRITE
InterruptStackFrame {
   instruction_pointer: VirtAddr(0x203284),
   code_segment: 8,
   cpu_flags: 0x246,
   stack_pointer: VirtAddr(0x57ac001ffd58),
   stack_segment: 0,
}
```

We see that the "read worked" message is printed, which indicates that the read operation did not cause any errors. However, instead of the "write worked" message, a page fault occurs. This time the PROTECTION\_VIOLATION flag is set in addition to the CAUSED\_BY\_WRITE flag, which indicates that the page was present, but the operation was not allowed on it. In this case, writes to the page are not allowed since code pages are mapped as read-only.

#### **Accessing the Page Tables**

Let's try to take a look at the page tables that define how our kernel is mapped:

```
// in src/main.rs

#[no_mangle]
pub extern "C" fn _start() \rightarrow ! {
    println!("Hello World{}", "!");

    blog_os::init();

    use x86_64::registers::control::Cr3;

    let (level_4_page_table, _) = Cr3::read();
    println!("Level 4 page table at: {:?}", level_4_page_table.start_address());

[...] // test_main(), println(...), and hlt_loop()
}
```

The Cr3::read function of the x86\_64 returns the currently active level 4 page table from the CR3 register. It returns a tuple of a PhysFrame and a Cr3Flags type. We are only interested in the frame, so we ignore the second element of the tuple.

When we run it, we see the following output:

So the currently active level 4 page table is stored at address <code>0x1000</code> in *physical* memory, as indicated by the <code>PhysAddr</code> wrapper type. The question now is: how can we access this table from our kernel?

Accessing physical memory directly is not possible when paging is active, since programs could easily circumvent memory protection and access the memory of other programs otherwise. So the only way to access the table is through some virtual page that is mapped to the physical frame at address <code>0x1000</code> . This problem of creating mappings for page table frames is a general problem since the kernel needs to access the page tables regularly, for example, when allocating a stack for a new thread.

Solutions to this problem are explained in detail in the next post.

# **Summary**

This post introduced two memory protection techniques: segmentation and paging. While the former uses variable-sized memory regions and suffers from external fragmentation, the latter uses fixed-sized pages and allows much more fine-grained control over access permissions.

Paging stores the mapping information for pages in page tables with one or more levels. The x86\_64 architecture uses 4-level page tables and a page size of 4 KiB. The hardware automatically walks the page tables and caches the resulting translations in the translation lookaside buffer (TLB). This buffer is not updated transparently and needs to be flushed manually on page table changes.

We learned that our kernel already runs on top of paging and that illegal memory accesses cause page fault exceptions. We tried to access the currently active page tables, but we weren't able to do it because the CR3 register stores a physical address that we can't access directly from our kernel.

#### What's next?

The next post explains how to implement support for paging in our kernel. It presents different ways to access physical memory from our kernel, which makes it possible to access the page tables that our kernel runs on. At this point, we are able to implement functions for translating virtual to physical addresses and for creating new mappings in the page tables.

# Support Me

Creating and maintaining this blog and the associated libraries is a lot of work, but I really enjoy doing it. By supporting me, you allow me to invest more time in new content, new features, and continuous maintenance. The best way to support me is to *sponsor me on GitHub*. Thank you!

« Hardware Interrupts

Paging Implementation »

#### **Comments**

Do you have a problem, want to share feedback, or discuss further ideas? Feel free to leave a comment here! Please stick to English and follow Rust's code of conduct. This comment thread

directly maps to a discussion on GitHub, so you can also comment there if you prefer.
Instead of authenticating the giscus application, you can also comment directly on GitHub.
Instead of authenticating the giscus application, you can also comment directly <i>on GitHub</i> .  © 2022. All rights reserved. License Contact