* Context switching.



Context switching.

fn exc() {



}

program counter?

→ rip ⇒ next instruction to execute.

→ rsp ⇒ stack.

→ general purpose registers

"state" = context

save these in memory so that we can retrieve them later & resume the execution.



kernel heap

stack

* Context switching by an interrupt.

→ timer interrupt

① register a timer interrupt handler to IDT

timer interrupt handler.

⇒ save the context (state) ← stack for the handler (this is where rip. rsp. et. get stored.)

⇒ pick the next thread to run. (scheduling)

⇒ restore the state for the next thread. (modify IDT to provide new stack space for the new thread)

⇓ signal interrupt handling is over.

⇓ CPU runs from rip



}

rip. rsp. + general purpose registers.

CPU stores

what [illegible] store.

software (kernel)

struct Thread {

4096 field:

CPU [illegible] stores automatically using the handler's


rip
rsp
g.p.r.
stack space.
provide stack space for the interrupt handler.
IDT ⇒ provide a new stack space
P.M.
struct Thread instance (T0)
IDT
stack
struct Thread instance (T1)
rip
rsp
g.p.r.
memory
ptr
stack structure.
rip
rsp
g.p.r.
CPU automatically restores using a stack.
cpu registers
rsp (stack pointer)
struct Thread {
stack
Box::new(Thread::new());
struct Thread
T0
rip
rsp
CPU
rip
rsp
g.p.r.