THB6128 Development Specification Proposal

1. Application: PWM current control stepping motor driver

2. Package: MFP30KR

3. Features

• 1 channel PWM current control stepping motor driver

• BiCDMOS process IC

• Output on-resistance (High side 0.3 Ω , Low side 0.25 Ω , Total 0.55 Ω ; Ta = 25°C, Io = 2.0 A)

• 2, 1-2, W1-2, 2W1-2, 4W1-2, 8W1-2, 16W1-2, 32W1-2 phase excitation are selectable

• Advance the excitation step with the only step signal input

• Available forward reverse control

• Iomax=2.2A

• Over current protection circuit

• Thermal shutdown circuit

• Input pull down resistance


• With reset pin and enable pin

4. Absolute Maximum Ratings at Ta = 25°C

| Parameter | Symbol | Ratings | Unit |
|-----------------------|---------|-------------|------|
| Supply voltage | VMmax | 36 | V |
| Output current | Iomax | 2.2 | A |
| Logic input voltage | VINmax | 6 | V |
| VREF input voltage | VREFmax | 3 | V |
| MO input voltage | VMOmax | 6 | V |
| DOWN input voltage | VDOmax | 6 | V |
| Operating temperature | Topg | -20 to +85 | °C |
| Storage temperature | Tstg | -55 to +150 | °C |

5. Recommended Operating Range at Ta=25°C


| Parameter | Symbol | Ratings | Unit |
|---------------------------|--------|---------|------|
| Supply voltage range | VM | 9 to 32 | V |
| Logic input voltage range | VIN | 0 to 5 | V |
| VREF input voltage range | VREF | 0 to 3 | V |



6. Electrical Characteristics at Ta =25°C, VM=24V, VREF=1.5V

| Parameter | Symbol | Conditions | min | typ | max | Unit |
|---------------------------------|--------------|----------------------------------|------|------|-----|------|
| Standby mode current drain | | ST="L" | | 70 | | μΑ |
| current drain | IM | ST="H",OE="H", no load | | 4 | | mA |
| Thermal shutdown | TSD | Design guarantee | | 180 | | °C |
| temperature | | | | | | |
| Thermal hysteresis width | Δ TSD | Design guarantee | | 40 | | °C |
| Logic pin input current | IinL1 | VIN=0.8V | | 8 | | μΑ |
| | IinH1 | VIN=5V | | 50 | | μΑ |
| Logic input high-level | Vinh | | 2.0 | | | V |
| voltage | | | | | | |
| Logic input low-level | Vinl | | | | 0.8 | V |
| voltage | | | | | | |
| FDT pin high-level voltage | | | 3.5 | | | V |
| FDT pin middle-level | Vfdtm | | 1.1 | | 3.1 | V |
| voltage | | | | | | |
| FDT pin low-level voltage | Vfdtl | | | | 0.8 | V |
| Chopping frequency | Fch | Cosc1=100pF | | 100 | | KHz |
| OSC1 pin charge/discharge | Iosc1 | | | 10 | | μΑ |
| current | | | | | | |
| Chopping oscillator circuit | _ | | | 1 | | V |
| threshold voltage | Vtdown1 | | | 0.5 | | V |
| VREF pin input voltage | Iref | VREF=1.5V | -0.5 | | | μΑ |
| DOWN output residual | VolDO | Idown=1mA | | | 400 | mV |
| voltage | | | | | | |
| MO pin residual voltage | VolMO | Imo=1mA | | | 400 | mV |
| Hold current switching | Falert | Cosc2=1500pF | | 1.6 | | Hz |
| frequency | | | | | | |
| OSC2 pin charge/discharge | losc2 | | | 10 | | μΑ |
| current | | | | | | |
| Hold current switching | Vtup2 | | | 1 | | V |
| frequency threshold voltage | | | | 0.5 | | V |
| REG1 output voltage | Vreg1 | | | 5 | | V |
| REG2 output voltage | Vreg2 | | | 19 | | V |
| Blanking time | Tbl | | | 1 | | uS |
| Output block | i | <u></u> | İ | | - | |
| Output on-resistance | Ronu | Io=2.0A, high-side ON resistance | | 0.3 | | Ω |
| | Rond | Io=2.0A, low-side ON resistance | | 0.25 | | Ω |
| Output leakage current | Ioleak | VM=36V | | | 50 | μA |
| Diode forward voltage | VD | ID=-2.0A | | 1 | | V |
| Current setting reference | VRF | VREF=1.5V, Current ratio 100% | | 300 | | mV |
| voltage | 11 1 | | | | | |
| Output short-circuit protection | | | 1 | 25.5 | 1 | |
| Timer latch time | Tscp | | ļ | 256 | | μs |

7. PIN ARRANGEMENT (Proposal)



8. Pin Functions

| Pin No. | Pin symbol | Pin Functions |
|---------|------------|---|
| 17 | DOWN | Holding current output |
| 14, 23 | SGND | Signal GND |
| 20 | OSC1 | Chopping frequency setting capacitor connection |
| 18 | FDT | Decay mode select voltage input |
| 15 | VREF | Constant-current control reference voltage input |
| 11 | VMB | B phase motor supply connection |
| 28 | M1 | Excitation-mode switching pin |
| 27 | M2 | Excitation-mode switching pin |
| 26 | M3 | Excitation-mode switching pin |
| 13 | OUT2B | B phase OUTB output |
| 10 | NFB | B phase current sense resistance connection |
| 9 | OUT1B | B phase OUTA output |
| 12 | PGNDB | B phase power GND |
| 7 | OUT2A | A phase OUTB output |
| 6 | NFA | A phase current sense resistance connection |
| 3 | OUT1A | A phase OUTA output |
| 4 | PGNDA | A phase power GND |
| 25 | ENABLE | Output enable signal input |
| 24 | RESET | RESET signal input |
| 5 | VMA | A phase motor supply connection |
| 21 | CLK | Clock pulse signal input |
| 22 | CW/CCW | Forward/Reverse signal input |
| 19 | OSC2 | Holding current detection time setting capacitor connection |
| 16 | MO | Position detecting monitor |
| 30 | VREG1 | Internal regulator capacitor connection |
| 1 | VREG2 | Internal regulator capacitor connection |
| 2 | VM | Motor power connection |
| 29 | ST/VCC | Chip enable input |

9. Description of functions

9-1) Stand-by function

When ST/VCC pin is at low levels, the IC enters stand-by mode, all logic is reset and output is turned OFF.

When ST/VCC pin is at high levels, the stand-by mode is released.

9-2) Step pin function

CLK pin step signal input allows advancing excitation step.

| Inj | out | Operation |
|--------|----------|----------------------|
| ST/VCC | CLK | |
| L | * | Stand-by mode |
| Н | | Excitation step feed |
| Н | — | Excitation step hold |

9-3) Excitation setting method

Set the excitation setting as shown in the following table by setting M1 pin, M2 pin and M3 pin.

| | Input | | Mode | Initial position | | | | | | | |
|----|-------|----|--------------|------------------|-----------------|--|--|--|--|--|--|
| M3 | M2 | M1 | (Excitation) | A phase current | B phase current | | | | | | |
| L | L | L | 2 phase | 100% | -100% | | | | | | |
| L | L | Н | 1-2 phase | 100% | 0% | | | | | | |
| L | Н | L | W1-2 phase | 100% | 0% | | | | | | |
| L | Н | Н | 2W1-2 phase | 100% | 0% | | | | | | |
| Н | L | L | 4W1-2 phase | 100% | 0% | | | | | | |
| Н | L | Н | 8W1-2 phase | 100% | 0% | | | | | | |
| Н | Н | L | 16W1-2 phase | 100% | 0% | | | | | | |
| Н | Н | Н | 32W1-2 phase | 100% | 0% | | | | | | |

The initial position is also the default state at start-up and excitation position at counter-reset in each excitation mode.

9-4) Output current setting

Output current is set as shown below by the VREF pin (applied voltage) and a resistance value between NFA (B) pin and GND.

Iout =
$$(VREF / 5)/NFA$$
 (B) resistance


** The setting value above is a 100% output current in each excitation mode.

(Example) When VREF=1.5V and NFA (B) resistance is 0.3 Ω , the setting current is shown below.

Iout =
$$(1.5 \text{ V} / 5) / 0.3 \Omega = 1.0 \text{ A}$$


9-5) Output enable function

When the ENABLE pin is set Low, the output is forced OFF and goes to high impedance. However, the internal logic circuits are operating, so the excitation position proceeds when the CLK is input. Therefore, when ENABLE pin is returned to High, the output level conforms to the excitation position proceeded by the CLK input.




9-6) Reset function

When the RESET pin is set Low, the output goes to initial mode and the excitation position is fixed in the initial position for CLK pin and CW/CCW pin input. MO pin outputs at low levels at the initial position. (Open drain connection)



9-7) Forward/reverse switching function

| CW/CCW | Operation |
|--------|-----------|
| L | CW |
| Н | CCW |



The internal D/A converter proceeds by a bit on the rising edge of the step signal input to the CLK pin. In addition, CW and CCW mode are switched by CW and CCW pin setting.

In CW mode, the B phase current is delayed by 90° relative to the A phase current. In CCW mode, the B phase current is advanced by 90° relative to the A phase current.

9-8) DECAY mode setting

Current DECAY method is selectable as shown below by applied voltage to the FDT pin.

| FDT voltage | DECAY method |
|--------------|--------------|
| 3.5V to | SLOW DECAY |
| 1.1V to 3.1V | |
| or OPEN | MIXED DECAY |
| to 0.8V | FAST DECAY |

9-9) DOWN, MO output pin

Output pin is an open drain connection. Each pin is turned ON at predetermined state and outputs at low levels.

| Pin state | DOWN | MO |
|-----------|---------------|------------------|
| | Holding | |
| Low | current state | Initial position |
| | | Non initial |
| OFF | Normal state | position |

9-10) Chopping frequency setting function


Chopping frequency is set as shown below by a capacitor between OSC1 pin and GND.

$$Fcp = 1 / (Cosc1 / 10 \times 10^{-6}) (Hz)$$

(Example) When Cosc1=100pF, the chopping frequency is shown below.

$$Fcp = 1 / (100 \times 10^{-12} / 10 \times 10^{-6}) = 100 \text{ (kHz)}$$


9-11) Output current vector locus (1 step normalized 90°)





Current setting ratio in each excitation mode

| Section Sect | | 2W1-2 | phase(% | 16W1-2 | phase(%) | 8W1-2 | phase(%) | 4W1-2 | phase(%) | 2W1-2 | phase(%) | W1-2 n | hase(%) | 1-2 ph | nase(% | 2 pha | se(%) | | 12W1-2 | phase(% | 16W1-2 | phase(% | 8W1-2 | phase(%) | 4W1-2 | phase(%) | 2W1-2 | phase(%) | W1-2 | hase(%) | 1-2 pł | nase(% | 2 pha | se(%) |
|--|-------------|-------|---------|--------|----------|-------|----------|-------|----------|----------|----------|----------|----------|--------|----------|----------|-------|--------------|--------|---------|--------|----------|----------|----------|-------|----------|-------|----------|--|----------|----------|----------|-------------------|-------|
| State Stat | STEP | Ach | | Ach | | Ach | Bch | Ach | | Ach | Bch | Ach | | Ach | | | | | Ach | Bch | | | | | | | | | | | | | | Bch |
| \$\frac{92}{32} | | | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | | | | | | | | | | | | | | | | | | | |
| \$\text{\$\text{\$\frac{\text{\$\ | | | 1 | | | | | | | | | | | | | | | | | | 69 | 72 | | | | | | | | | | | | |
| 64 100 5 | | | | | 2 | | | | | | | | | | | | | | | | | L | | | | | | | | | | | \longrightarrow | |
| S | | | | | - | 100 | - | | | | | | | | | | | | | | 6/ | /4 | 6/ | /4 | | | | | | | | | \rightarrow | |
| \$\begin{array}{c c c c c c c c c c c c c c c c c c c | | | | | 5 | 100 | 5 | | | | | | | | | | | | | | 65 | 76 | | | | | | | | | | | \dashv | |
| 67 100 9 | | | | | 7 | | | | | | | | | | | | | | | | 00 | 70 | | | | | | | | | | | \dashv | |
| 100 | θ7 | | | | Ť | | | | | | | | | | | | | | | 77 | 63 | 77 | 63 | 77 | 63 | 77 | | | | | | | \neg | |
| | θ 8 | 100 | 10 | 100 | 10 | 100 | 10 | 100 | 10 | | | | | | | | | θ 73 | 62 | 78 | | | | | | | | | | | | | | |
| 6112 99 13 99 15 | | | | | | | | | | | | | | | | | | | | | 62 | 79 | | | | | | | | | | | | |
| 612 99 15 90 15 99 15 90 15 99 15 90 15 | | | | | 12 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 614 99 16 99 16 98 18 17 98 17 99 18 99 | | | | | | | | | | | | | | | | | | | | | 60 | 80 | 60 | 80 | | | | | | | | | | |
| Fig. | | | 15 | 99 | 15 | 99 | 15 | | | | | | | | | | | | 59 | | | 00 | | | | | | | | | | | | |
| Fig. 18 | | | | | 17 | | | | | | | | | | | | | | | | 38 | 82 | | | | | | | | | | | - | |
| | | | | | 17 | | | | | | | | | | | | | | | | 56 | 83 | 56 | 83 | 56 | 83 | 56 | 83 | | | | | _ | |
| 01 | | | | | 20 | 98 | 20 | 98 | 20 | 98 | 20 | | | | | | | | | | - 00 | " | - 00 | - 00 | - 00 | - 00 | - 00 | - 00 | | | | | | |
| B | | | | | | | | | | | | | | | | | | | | | 53 | 84 | | | | | | | | | | | | |
| Page | θ 18 | 98 | 22 | 98 | 22 | | | | | | | | | | | | | | 52 | 85 | | | | | | | | | | | | | | |
| \$\begin{array}{c c c c c c c c c c c c c c c c c c c | | | | | | | | | | | | | | | | | | | | | 51 | 86 | 51 | 86 | | | | | | | | | | |
| B 22 | | | | | 24 | 97 | 24 | | | <u> </u> | | | | | | | | | | | | L | | | | | | <u> </u> | | | | | | |
| \$\frac{\text{\$\}\$\$\text{\$\text{\$\text{\$\text{\$\text{\$\tex | | | | | | | <u> </u> | | | 1 | | | — | | - | | | | | | 49 | 87 | <u> </u> | <u> </u> | - | | | | - | | <u> </u> | | \rightarrow | |
| 624 98 29 96 29 96 29 96 29 98 29 98 29 98 29 98 29 98 29 98 29 98 31 95 31 95 31 95 31 95 31 94 34 99 38 92 38 92 38 92 38 92 38 92 38 92 38 92 38 92 38 92 38 92 38 92 38 92 38 92 38 92 | | | | | 2/ | | | | | | | | | | | | | | | | 17 | 80 | 17 | 90 | 17 | QΟ | | - | | | | | \dashv | |
| 626 95 30 1 1 90 45 89 45 89 1 1 1 91 44 90 1 1 1 1 91 44 90 1 1 1 1 1 99 44 90 1 | | | | | 29 | 96 | 29 | 96 | 29 | | | | | | | | | | | | 4/ | 1 08 | 4/ | 08 | 4/ | 00 | | | | | | | \rightarrow | |
| Page 95 31 95 31 95 31 97 31 98 94 34 94 9 | | | | - 00 | - 20 | - 00 | | - 00 | 20 | | | | | | | | | | | | 45 | 89 | | | | | | | | | | | | |
| 928 94 34 94 34 94 34 94 34 94 34 94 34 94 34 94 35 92 38 92 | | | | | 31 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0.29 | θ 27 | 95 | | | | | | | | | | | | | | | | θ 92 | 43 | 90 | 43 | 90 | 43 | 90 | | | | | | | | | | |
| 83 | | | | | 34 | 94 | 34 | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| G31 | | | | | L., | | | | | | | | | | | | | | | | 41 | 91 | | | | | | | | | | | | |
| G32 92 38 92 92 92 94 94 94 94 94 | | | | 93 | 36 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| G33 92 39 | | | | 0.2 | 20 | 0.2 | 20 | 0.2 | 20 | 0.2 | 20 | 02 | 20 | | | | | | | | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | | | - | |
| G34 | | | | | 36 | 92 | 30 | 32 | 30 | 32 | 30 | 92 | 30 | | | | | | | | 36 | 93 | | | | | | | | | | | - | |
| 936 90 43 90 90 90 90 90 90 90 9 | θ 34 | | | | 41 | | | | | | | | | | | | | | | | - 50 | - 33 | | | | | | | | | | | - | |
| 93 90 43 90 43 90 44 | | | | | | | | | | | | | | | | | | | | | 34 | 94 | 34 | 94 | | | | | | | | | | |
| 83 88 | θ 36 | | | 90 | 43 | 90 | 43 | | | | | | | | | | | θ 101 | | | | | | | | | | | | | | | | |
| 0 | | | | | | | | | | | | | | | | | | | | | 31 | 95 | | | | | | | | | | | | |
| θ 40 88 47 88 48 58 50 24 97 24 97 24 97 24 97 24 97 24 97 24 97 24 97 24 97 24 97 24 97 | | | | | 45 | | | | | | | | | | | | | | | | | _ | | | | | | | | | | | | |
| θ41 88 48 0 40 27 96 27 96 0 40 <t< td=""><td></td><td></td><td></td><td></td><td>47</td><td>0.0</td><td>47</td><td>0.0</td><td>47</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>29</td><td>96</td><td>29</td><td>96</td><td>29</td><td>96</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<> | | | | | 47 | 0.0 | 47 | 0.0 | 47 | | | | | | | | | | | | 29 | 96 | 29 | 96 | 29 | 96 | | | | | | | | |
| θ 42 87 49 87 49 88 50 6107 25 97 97 24 97 24 97 98 98 98 98 98 98 98 98 <t< td=""><td></td><td></td><td></td><td></td><td>4/</td><td>88</td><td>4/</td><td>88</td><td>4/</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>27</td><td>06</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td></t<> | | | | | 4/ | 88 | 4/ | 88 | 4/ | | | | | | | | | | | | 27 | 06 | | | | | | | | | | | - | |
| θ 43 86 50 θ 108 24 97 24 97 97 | | | | | 49 | | | | | | | | | | | | | | | | 21 | 90 | | | | | | | | | | | - | |
| θ44 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 51 86 81 86 51 86 81 86 81 86 81 86 81 86 81 86 81 86 81 86 83 8 | | | | | 1 70 | | | | | | | | | | | | | | | | 24 | 97 | 24 | 97 | | | | | | | | | \dashv | |
| θ 48 84 53 84 55 98 98 20 98 | θ 44 | 86 | 51 | 86 | 51 | 86 | 51 | | | | | | | | | | | θ 109 | 23 | 97 | | | | | | | | | | | | | | |
| θ 47 84 55 θ 112 20 98 20 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>22</td><td>98</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<> | | | | | | | | | | | | | | | | | | | | | 22 | 98 | | | | | | | | | | | | |
| θ 48 83 56 83 56 83 56 83 56 θ 113 18 98 98 99 < | | | | | 53 | | | | | ļ | | | | | | | | | | | | L | L . | L. | _ | | | L . | <u> </u> | ļ | <u> </u> | | | |
| θ 49 82 57 θ 114 17 99 17 99 θ 15 16 99 | | | | | | | | | | - 00 | | \vdash | _ | | | | | | | | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | | <u> </u> | | | \longrightarrow | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | 83 | 56 | 83 | 56 | 83 | 56 | 83 | 56 | | | | - | | | | | | 17 | 00 | - | - | - | | | - | - | - | - | | \dashv | |
| θ51 81 59 θ16 15 99 15 99 15 99 | | | | | 5.9 | | | | | | | | | | | | | | | | 17 | 99 | | | | | | | | | | | \dashv | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 59 | 02 | 100 | | | | | | | | | | | | | | | | 15 | 99 | 15 | 99 | | | | | | | | | -+ | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | 80 | 60 | 80 | 60 | | | | | | | | | | | | | | | T | u | 1 | | | | | | | | | | |
| θ54 79 62 79 62 9 62 9 119 99 99 90 | | | 61 | | | | | | | | | | | | | | | | | | 12 | 99 | | | | | | | | | | | | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | θ 54 | | 62 | 79 | 62 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | <u> </u> | | | | | ļ | ļ | | | | | | | | | | 10 | 100 | 10 | 100 | 10 | 100 | | | <u> </u> | ļ | <u> </u> | | | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | 63 | 77 | 63 | 77 | 63 | <u> </u> | - | — | <u> </u> | | <u> </u> | <u> </u> | | | | | | 400 | | _ | | <u> </u> | | - | | <u> </u> | | \vdash | \longrightarrow | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | 6F | | | | | <u> </u> | - | | | | - | | | | | | | 100 | | | | | | | | - | | | \dashv | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | 03 | | | | | | | | \vdash | | | | | | | | 5 | 100 | 5 | 100 | | | | | | | | | - | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | 67 | 74 | 67 | | | | | | | | | | | | | | | 100 | | 100 | | | | | | | | | \dashv | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | | | | | | | | | | | | | | | | _ | 2 | 100 | | | | | | | | | | | = | |
| | | 72 | 69 | | 69 | | | | | | | | | | | | | | 1 | | | | | | | | | | | | | | | |
| 064 71 71 71 71 71 71 71 71 71 71 71 71 71 | | | | | | | | | | | | | | | | | | | C | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | | |
| | θ 64 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 100 | 100 | | | | | <u> </u> | | | | | | | | | | | | |


9-12) Current wave example in each excitation mode (2 phase, 1-2 phase, W1-2 phase, 4W1-2 phase) 2 phase excitation (CW mode)








W1-2 phase excitation (CW mode)



4W1-2 phase excitation (CW mode)



9-13) Output short-circuit protection circuit

Build-in output short-circuit protection circuit makes output to enter in stand-by mode. This function prevents the IC from damaging when the output shorts circuit by a voltage short or a ground short, etc. When output short state is detected, short-circuit detection circuit starts the operating and output is once turned OFF. After the timer latch time (typ: 256us), output is turned ON again. Still the output is at short state, the output is turned OFF and fixed in stand-by mode.

When output is fixed in stand-by mode by output short protection circuit, output is released the latch by setting ST/VCC="L".

9-14) Open-drain pin for switching holding current

The output pin is an open drain connection.

This pin is turned ON when no rising edge of CLK between the input signals while a period determined by a capacitor between OSC2 and GND, and outputs at low levels.

The open-drain output in once turned ON, is turned OFF at the next rising edge of CLK.

Holding current switching time (Tdown) is set as shown below by a capacitor between OSC2 pin and GND.

$$Tdown = Cosc2 \times 0.4 \times 10^{9} (s)$$


(Example) When Cosc2=1500pF, the holding current switching time is shown below.

Tdown =
$$1500 \text{ pF} \times 0.4 \times 10^9 = 0.6 \text{ (s)}$$


10. Current control operation

10-1) SLOW DECAY current control operation

When FDT pin voltage is a voltage over 3.5 V, the constant-current control is operated in SLOW DECAY mode. (Sine-wave increasing direction)



(Sine-wave decreasing direction)



Each of current modes operates with the follow sequence.

• The IC enters CHARGE mode at a rising edge of the chopping oscillation.


(A period of CHARGE mode (Blanking Time) is forcibly present in approximately 1 μs, regardless of the current value of the coil current(ICOIL) and set current (IREF)).

• After the period of the blanking time, the IC operates in CHARGE mode until ICOIL≥IREF. After that, the mode switches to the SLOW DECAY mode and the coil current is attenuated until the end of a chopping period.


At the constant-current control in SLOW DECAY mode, following to the setting current from the coil current may take time (or not follow) for the current delay attenuation.

10-2) FAST DECAY current control operation

When FDT pin voltage is a voltage under 0.8V, the constant-current control is operated in FAST DECAY mode. (Sine-wave increasing direction)



(Sine-wave decreasing direction)



Each of current modes operates with the follow sequence.

• The IC enters CHARGE mode at a rising edge of the chopping oscillation.


(A period of CHARGE mode (Blanking Time) is forcibly present in approximately 1 μs, regardless of the current value of the coil current (ICOIL) and set current (IREF)).

 After the period of the blanking time, The IC operates in CHARGE mode until ICOIL ≥ IREF. After that, the mode switches to the FAST DECAY mode and the coil current is attenuated until the end of a chopping period.


At the constant-current control in FAST DECAY mode, following to the setting current from the coil current takes short-time for the current fast attenuation, but, the current ripple value may be higher.

10-3) MIXED DECAY current control operation

When FDT pin voltage is a voltage between 1.1 V to 3.1 V or OPEN, the constant-current control is operated in MIXED DECAY mode. (Sine-wave increasing direction)



(Sine-wave decreasing direction)



Each of current modes operates with the follow sequence.

• The IC enters CHARGE mode at a rising edge of the chopping oscillation.

(A period of CHARGE mode (Blanking Time) is forcibly present in approximately 1 μs, regardless of the current value of the coil current (ICOIL) and set current (IREF)).

• In a period of Blanking Time, the coil current (ICOIL) and the setting current (IREF) are compared.

If an ICOIL < IREF state exists during the charge period:

The IC operates in CHAGE mode until ICOIL \geq IREF. After that, it switches to SLOW DECAY mode and then switches to FAST DECAY mode in the last approximately 1 μ s of the period.


If no ICOIL < IREF state exists during the charge period:

The IC switches to FAST DECAY mode and the coil current is attenuated with the FAST DECAY operation until the end of a chopping period.


The above operation is repeated.

Normally, in the sine wave increasing direction the IC operates in SLOW (+FAST) DECAY mode, and in the sine wave decreasing direction the IC operates in FAST DECAY mode until the current is attenuated and reaches the set value and the IC operates in SLOW (+FAST) DECAY mode.

11. Block diagram



12. Wiring diagram



13. Package Dimensions

