



This is a Full version of ISim.  
Time resolution is 1 ps  
Simulator is doing circuit initialization process.  
Finished circuit initialization process.  
Time ~





ISE Project Navigator (V2015.10.1) - 7/10/mux/mux\_4\_1/mux\_4\_1\_tb (mux\_4\_1 (RTL))

File Edit View Project Source Process Tools Window Layout Help

Design View Implement Simulat

Behavioral

Hierarchy

- mux4\_1
- xc3s50-5pq208
- mux\_4\_1\_tb (mux4\_1.tb.v)

No Processes Running

Processes: mux\_4\_1\_tb

- ISim Simulator
- Behavioral Check Syn...
- Simulate Behavioral ...

Start Design Files

mux4\_1.v Design Summary (Synthesized) mux\_4\_1 (RTL1) mux4\_1\_tb.v


View by Category

Design Objects of Top Level Block


Instances	Pins	Signals
mux_4_1	mux_4_1	mux_4_1
m1	i0	i0

Properties of Instance: mux\_4\_1

Name	Value
Type	mux_4_1:1
Part	xc3s50-5-pq208



File Edit View Project Source Process Tools Window Layout Help



Design

View Behavioral Implementational Simulational

Behavioral

Hierarchy

fsm

xc3s50-5pq208

fsm\_tb (fsm\_tb.v)

No Processes Running

Processes: fsm\_tb

ISim Simulator

Behavioral Check Syn...

Simulate Behavioral ...

Start Design Files

fsm.v

Design Summary (out of date)

fsm (RTL1)

fsm\_tb.v

View by Category

Instances

fsm

Design Objects of Top Level Block

Pins

fsm

Signals

fsm

Properties of Instance: count1

Name

Type

Modulo

Instance Name

Value

COUNTER:1

count1

count1

count1

count1

count1

count1

count1

count1

count1

count1

count1

count1

count1

count1

count1

count1


count1

count1

count1

count1

count1



fsm.v Design Summary (out of date) fsm (RTL1) fsm\_tb.v

View by Category

Instances

fsm

Design Objects of Top Level Block

Pins

fsm

Signals

fsm

Properties of Instance: count1

Name

Type

Modulo

Instance Name

Value

COUNTER:1

count1

count1

count1

count1

count1

count1

count1

count1

count1

count1

count1


count1

count1

count1

count1

count1



Console

This is a Full version of ISim.  
Time resolution is 1 ps  
Simulator is doing circuit initialization process.  
Finished circuit initialization process.  
Stopped at time : 1 us : [File "/home/ise/fsm/fsm\\_tb.v" Line 37](#)  
ISim>