

# LED Blinking on FPGA – Report

## 1. Objective

The aim of this project is to implement an RGB LED blinking system on an FPGA using Verilog. The Red, Green, and Blue (RGB) LEDs are controlled individually to create different color patterns. The FPGA will sequentially toggle the three colors at a fixed interval.

---

## 2. FPGA Board and Connections

This project is implemented on the VSDSquadron Mini FPGA, which is based on the Lattice iCE40 FPGA. The RGB LED consists of three separate LEDs (Red, Green, and Blue) embedded in a single package, with each color controlled independently.

Pin Configuration

Signal FPGA Pin Description

clk	35	System clock input (12 MHz)
led_r	21	Red LED output
led_g	22	Green LED output
led_b	23	Blue LED output

- The RGB LED has three control signals for Red, Green, and Blue.
  - Each LED is active-low, meaning 0 turns it ON and 1 turns it OFF.
- 

## 3. Verilog Code (rgb\_blink\_led.v)

The RGB LED is controlled using a counter-based clock divider. Each LED toggles sequentially to create a blinking effect.

```
module rgb_blink_led (  
    input clk,          // 12 MHz system clock  
    output reg led_r,    // Red LED  
    output reg led_g,    // Green LED  
    output reg led_b     // Blue LED  
);
```

```
reg [23:0] counter; // 24-bit counter for timing
reg [1:0] state;    // State variable to switch between colors
```

```
always @(posedge clk) begin
    counter <= counter + 1;

    if (counter == 24'd6000000) begin // ~0.5s delay
        state <= state + 1;
        counter <= 0;
    end
end
```

```
always @(*) begin
    case (state)
        2'b00: begin
            led_r = 0; led_g = 1; led_b = 1; // Red ON
        end
        2'b01: begin
            led_r = 1; led_g = 0; led_b = 1; // Green ON
        end
        2'b10: begin
            led_r = 1; led_g = 1; led_b = 0; // Blue ON
        end
        default: begin
            led_r = 1; led_g = 1; led_b = 1; // All OFF
        end
    endcase
end
```

endmodule

### Code Explanation:

1. Clock (clk) – Controls the timing of color changes.
  2. Counter (counter[23:0]) – Divides the 12 MHz clock to create a 0.5s delay before switching colors.
  3. State Variable (state[1:0]) – Determines which LED should be ON.
  4. LED Control Logic:
    - State 00 → Red ON, Green OFF, Blue OFF
    - State 01 → Red OFF, Green ON, Blue OFF
    - State 10 → Red OFF, Green OFF, Blue ON
    - Default → All OFF
- 

## 4. FPGA Implementation Steps

### 1. Synthesis (Yosys)

```
yosys -p "read_verilog rgb_blink_led.v; synth_ice40 -json rgb_blink_led.json"
```

- Converts Verilog to FPGA logic gates.

### 2. Place & Route (NextPNR)

```
nextpnr-ice40 --json rgb_blink_led.json --pcf pin_constraints.pcf --asc rgb_blink_led.asc --package hx8k
```

- Maps logic to FPGA resources and assigns pins.

### 3. Generate Bitstream (IcePack)

```
icepack rgb_blink_led.asc rgb_blink_led.bin
```

- Creates the binary file for FPGA programming.

### 4. Flashing FPGA (IceProg)

```
iceprog rgb_blink_led.bin
```

- Uploads the program to the FPGA.
  - The RGB LED should start changing colors every 0.5s.
-

## 5. Simulation & Debugging

Run Simulation

`make test`

- Simulates the Verilog design using Icarus Verilog.

View Waveform

`gtkwave waveform.fst`

- Ensures proper color transitions.

Debugging Tips:

- If LED does not change color, check pin assignments (`pin_constraints.pcf`).
- If LED flickers too fast, increase the counter delay (`24'd6000000`).

---

## 6. Conclusion

- Successfully implemented an RGB LED blinking sequence on FPGA.
- Used open-source tools (Yosys, NextPNR, IceProg).
- Verified design through simulation & waveform analysis.

This project demonstrates basic FPGA control of multi-color LEDs, useful for embedded system applications.

## 1.2 Block Diagram

The block diagram shown in Figure 1 shows the key components of the VSDSquadron FPGA Mini (FM) board.




Figure 1: VSDSquadron FPGA Mini (FM) board Block Diagram




Figure 3: Micro-C end of USB cable connected to board

FNC	Pin Type	BANK	Differential Pair	Pin number
IOB10a	PIO	2	-	46
IOB2a	DPIO	2	TRUE of IOB10b	47
IOB10a, C0	DPIO/CBIN	2	COMP of IOB2a	44
IOB11a	DPIO	2	TRUE of IOB10b	48
IOB11a	DPIO	2	COMP of IOB11a	45
IOB16a	PIO	2	-	2
IOB18a	DPIO	2	TRUE of IOB10b	4
IOB19a	DPIO	2	COMP of IOB18a	3
IOB10a	DPIO	1	TRUE of IOB11a	-
IOB11a, C5	DPIO/CBIN	1	COMP of IOB10a	-
IOB12a, C14, C10NE	CONFIG/DPIO/CBIN	1	-	8
C10NE	CONFIG	1	-	7
IOB13b	DPIO	1	COMP of IOB12a	6
IOB16a	PIO	1	-	5
IOB18a	PIO	1	-	10
IOB20a	PIO	1	-	11
IOB22a	DPIO	1	TRUE of IOB23b	12
IOB23b	DPIO	1	COMP of IOB22a	21
IOB24a	DPIO	1	TRUE of IOB25b	13
IOB25b, C13	DPIO/CBIN	1	COMP of IOB24a	20
IOB20b	PIO	1	-	19
IOB31b	PIO	1	-	18
IOB32a, SPI80	DPIO/CONFIG/SPI	1	-	14
IOB33b, SPI81	DPIO/CONFIG/SPI	1	-	17
IOB34a, SPI8CK	DPIO/CONFIG/SPI	1	-	15
IOB35b, SPI8SS	DPIO/CONFIG/SPI	1	-	16
VCCPLL	VCCPLL	-	-	29
IoT30b	DPIO/IO <sup>2</sup>	0	COMP of IoT37a	25
IoT37a	DPIO/IO <sup>2</sup>	0	TRUE of IoT30b	23
IoT38b	DPIO	0	COMP of IoT39a	27
IoT39a	DPIO	0	TRUE of IoT38b	26
IoT41a	PIO	0	-	28
IoT42b	DPIO	0	COMP of IoT43a	31
IoT43a	DPIO	0	TRUE of IoT42b	32
IoT44b	DPIO	0	COMP of IoT45a	34
IoT45a, C01	DPIO/CBIN	0	TRUE of IoT44b	37
IoT46b, C00	DPIO/CBIN	0	-	35
IoT47a	PIO	0	-	-
IoT48b	DPIO	0	COMP of IoT49a	36
IoT49a	DPIO	0	TRUE of IoT48b	43
IoT50b	DPIO	0	COMP of IoT51a	38
IoT51a	DPIO	0	TRUE of IoT50b	42
IOB02	IOB	1	-	41
IOB01	IOB	1	-	40
IOB00	IOB	1	-	39
GND	GND	GND	-	Paddle
GND	GND	GND	-	Paddle
GND	GND	GND	-	Paddle
VCC	VCC	VCC	-	5
VCC	VCC	VCC	-	30
VCCIO0	VCCIO	0	-	33
SPI_VCC01	VCCIO	1	-	22
VCCIO2	VCCIO	2	-	1
VPP2V5	VPP	VPP	-	24

Table 2: ICE40UP5K-SG48ITR FPGA device IO Bank Assignment