LED Blinking on FPGA – Report

1. Objective

The aim of this project is to implement an RGB LED blinking system on an FPGA using Verilog. The Red, Green, and Blue (RGB) LEDs are controlled individually to create different color patterns. The FPGA will sequentially toggle the three colors at a fixed interval.

2. FPGA Board and Connections

This project is implemented on the VSDSquadron Mini FPGA, which is based on the Lattice iCE40 FPGA. The RGB LED consists of three separate LEDs (Red, Green, and Blue) embedded in a single package, with each color controlled independently.

Pin Configuration

Signal FPGA Pin Description

```
clk 35 System clock input (12 MHz)

led_r 21 Red LED output

led_g 22 Green LED output

led_b 23 Blue LED output
```

- The RGB LED has three control signals for Red, Green, and Blue.
- Each LED is active-low, meaning 0 turns it ON and 1 turns it OFF.

3. Verilog Code (rgb_blink_led.v)

The RGB LED is controlled using a counter-based clock divider. Each LED toggles sequentially to create a blinking effect.

```
module rgb_blink_led (
input clk,  // 12 MHz system clock
output reg led_r, // Red LED
output reg led_g, // Green LED
output reg led_b // Blue LED
);
```

```
reg [23:0] counter; // 24-bit counter for timing
reg [1:0] state; // State variable to switch between colors
always @(posedge clk) begin
  counter <= counter + 1;</pre>
  if (counter == 24'd6000000) begin // \sim 0.5s delay
     state <= state + 1;
     counter \leq 0;
  end
end
always @(*) begin
  case (state)
     2'b00: begin
       led_r = 0; led_g = 1; led_b = 1; // Red ON
     end
     2'b01: begin
       led r = 1; led g = 0; led b = 1; // Green ON
     end
     2'b10: begin
       led_r = 1; led_g = 1; led_b = 0; // Blue ON
     end
     default: begin
       led r = 1; led g = 1; led b = 1; // All OFF
     end
  endcase
end
```

Code Explanation:

- 1. Clock (clk) Controls the timing of color changes.
- 2. Counter (counter[23:0]) Divides the 12 MHz clock to create a 0.5s delay before switching colors.
- 3. State Variable (state[1:0]) Determines which LED should be ON.
- 4. LED Control Logic:
 - \circ State 00 → Red ON, Green OFF, Blue OFF
 - \circ State 01 → Red OFF, Green ON, Blue OFF
 - \circ State 10 → Red OFF, Green OFF, Blue ON
 - o Default → All OFF

4. FPGA Implementation Steps

1. Synthesis (Yosys)

yosys -p "read verilog rgb blink led.v; synth ice40 -json rgb blink led.json"

- Converts Verilog to FPGA logic gates.
- 2. Place & Route (NextPNR)

nextpnr-ice40 --json rgb_blink_led.json --pcf pin_constraints.pcf --asc rgb_blink_led.asc --package hx8k

- Maps logic to FPGA resources and assigns pins.
- 3. Generate Bitstream (IcePack)

icepack rgb blink led.asc rgb blink led.bin

- Creates the binary file for FPGA programming.
- 4. Flashing FPGA (IceProg)

iceprog rgb blink led.bin

- Uploads the program to the FPGA.
- The RGB LED should start changing colors every 0.5s.

5. Simulation & Debugging

Run Simulation

make test

• Simulates the Verilog design using Icarus Verilog.

View Waveform

gtkwave waveform.fst

• Ensures proper color transitions.

Debugging Tips:

- If LED does not change color, check pin assignments (pin constraints.pcf).
- If LED flickers too fast, increase the counter delay (24'd6000000).

6. Conclusion

- Successfully implemented an RGB LED blinking sequence on FPGA.
- Used open-source tools (Yosys, NextPNR, IceProg).
- Verified design through simulation & waveform analysis.

This project demonstrates basic FPGA control of multi-color LEDs, useful for embedded system applications.

1.2 Block Diagram

The block diagram shown in Figure 1 shows the key components of the VSDSquadron FPGA Mini (FM) board.




Figure 1: VSDSquadron FPGA Mini (FM) board Block Diagram




Figure 3: Micro-C and of USB cable connected to board

FNC	Pin Type	BANK	Differential Pair	Pin number
IOILúa	PIO	2	-	36
IOH-2a	DPIG	2	TRUELICIORAL	47
IOH Ali Gii	DPIO/CBIN	2	COMP of IOB 2n	- 11
IOH. In	DPIO	2	TRUE DESCRIPTION	48
IOH 5h	DPIO	2	COMPLETIOB 4.	45
10H.6a	PIO	2	-	- 2
IOD Sa	DPIO	2	TRUE, aCIOD 06	- 4
100.96	prio	2	COMPACIONA	- 3
IOII IIIa	DPIO	1 1	TRUE of JOB 110	-
IOHERIE GE	DPIO/GBIN		COMP of IOB 10a	
creet.b	CONFIG	_		
IOIL12a.C4.CDONE	CONFIG/DPIO/GHIN		THUE of JOH 136	
CDONE	CONFIG	_	1111, 15,111, 45,111, 1,111	
IOD.13b	DPIO	_	COMP.of.IOB.12a	
	PIO	-	CC7211 .01.1C3D.124	ti II
1011.16a				
IOII.18n	PIO		•	10
TOB.20a	PIO			- 11
10H 22a	DPIO		TRUE of JOB 236	12
IOH 23b	DPIO	1	COMP.of.IOB.22a	21
1011,24a	DPIO	1	TRUE, aCJOD, 256	13
1010 256 X73	DPIO/GRIN		COMP of TOR 214	(30)
IOB 296	PIO	1		19
1011/1111	PIO	1	•	18
IOB32a.SPLSO	DPIO/CONFIG.SPI	:1		11
TOTA A SPEST	DPIO/CONFIG SEL		-	17
IOB Ma SPLSCK	DPIO/CONFIG.SPI			15
TOBERS SPLSS	DPIO/CONFIG.SFI	<u> </u>		16
VecPag	VCCPEL			29
TOT.30b	DPIO/INC	- 10	COMP. ALIOT. 37a	25
IGT 37a	DPIO/LW:	- 11	TRUE SCIOT 363	23
ЮТ.38Ь	DPIO	- ii - l	COMP.of.JOT.39a	-27
IOT alle	DPIG	10	TRUE of JOT also	26
IOT.IIa	PIO	- 6	THE ENDINGERS COMME	28
ЮТ.42ь	DPIO		COMP-of-IOT-43a	- 11
IOT.43s	DPIG	-6	TRUE of IOT 425	32
101.40# 101.41b				
10T.45s.Cl	DPIG	D .	COMP-of-10 T-45a	-34
The state of the s	DPIO/GBIN	ti	TRUE M JOT 44:	di
OT.46b.G0	DPIO/GBIN	.0	+	35
IOT.47a	PIO	ļi.		
ЮТ, 48Б	DPIO	11	COMP.ofJOT.49a	;#i
IOT.49a	DPIO:	J)	TRUE.of.IOT.486	43
ЮТ.50Ь	DPIO	Į.i	COMP_ol_IOT_5ia	38
IOT.51#	DPIO	1)	TRUE.nCIOT.50b	42
88 R/G	1100			- 4
TRACTIC CO.	112			
Militaries .	313	- 35 T		9
GND	GND	GND	+	Pantile
OND	GND	GND	+	Paddle
GNE	GND	GND		Paulille
VCC	Vec	VCC	+	- 1
VCC	VCC	VCC	-	30
	VCCIO	D	-	33
VCC1O 0			-	1.0.0
VCCIO.0				- 53
VCCIO.0 SPI.Vodol VCCIO.2	Vecto Vecto	1 2	-	22

Table 2: ICE40UP5K-SG4SITR FPGA device IO Bank Assignment

DS-VSQF-REVI-188-T