



Basics Covered from Zero Level

NPTEL COURSE —

VERILOG NOTES

Made by:
Harshit Gupta
Verification Engineer @INTEL

VHDL - It is a language using which a designer can specify the behaviour or the functionality or the structure of some given hardware or specified hardware ckt.

(Hardware Description language)

→ basic hardware building block
↓
chip or IC

VLSI Design Process :-

- # Design complexity increasing rapidly
 - increased size and complexity
 - fabrication technology improving
 - CAD tools are essential
 - conflicting requirements like area, speed and energy consumption.

The present trend :-

- Standardize the design flow
- Emphasis on low power design and increased performance.

Hardware description languages (HDL's) -


provides formats for representing the outputs of various design steps.

→ A CAD tool converts its HDL input into a HDL output that contains more detailed information about the hardware.

Two competing HDLs

- ① VHDL
- ② VHSIC
- ③ SystemC
- ④ SystemVerilog

Simplistic view of Design flow



Behavioral Design :- specify the functionality of the design in terms of its behaviour.

→ various ways of specifying :-

- Boolean expression or truth table.
- finite state machine behaviour
- In the form of a high-level algorithm.

→ Needs to be synthesized into more detailed specification for hardware realization.

Data path Design -


Generate a netlist of register transfer level Components like registers, adders, multiplexers, multiplexers, decoders etc.

→ A Netlist is a directed graph, where the vertices indicate components, and the edges indicate interconnection.

→ A netlist specification is also referred to as structural design.

• Netlist may be specified at various levels, where the components may be functional modules, gates or transistors.

• systematically transformed from one level to the next.



(Netlist)

Logic Design -

- Generate a netlist of gates / flip-flops or standard cells.
- A standard cell is a pre-designed cell module (like gates, flip-flops, multiplexer etc) at the layout level.
- Various logic optimization techniques are used to obtain a cost effective design.
- There may be conflicting requirements during optimization:
 - min no of gates
 - minimize no of gate levels (i.e. delay)
 - minimize signal transition activities (dynamic power)

Physical Design and Manufacturing -

Generate the final layout that can be sent for fabrication.

- The layout containing a large no of regular geometric shapes corresponding to the different fabrication layers.
- Alternatively, the final target may be field programmable gate array (FPGA), where technology mapping from one gate level netlist is used.
 - can be programmed in-field.
 - much greater flexibility, but less speed.


Final Coordinates
Layer

Design Representation -

A design can be represented at variety levels from or 3 different points of view -

- (1) Behavioral
- (2) Structural
- (3) physical


can be conveniently expressed by V-diagram.



Behavioural Representation - example

Full Adder

- two operands i/p A and B
- a carry input C
- a carry output Cy
- a sum output S



Express in term of Boolean expression.

$$S = A \cdot B \cdot C' + A' \cdot B' \cdot C + A' \cdot B \cdot C' + A \cdot B \cdot C = A \oplus B \oplus C$$

$$Cy = A \cdot B + A \cdot C + B \cdot C$$

Express in verilog -

Module Carry (S, Cy, A, B, C);

input A, B, C;

output S, Cy;

assign S = A ^ B ^ C;

assign Cy = (A & B) | (B & C) | (C & A);

end module.

Express in verilog in terms of truth table (only Cy is shown)

primitive carry (Cy, A, B, C);

input A, B, C;

output Cy;

table

//

A	B	C	Cy
1	1	?	1;
1	?	1	1;
?	1	1	1;
0	0	?	0;
0	?	0	0;
?	0	0	0;

endtable

end primitive


Structural Representation -

Specifies how components are interconnected.

The levels of abstraction -

- The module level
- The gate level
- The transistor level
- The combination of above.

Example → 4 bit Ripple carry Adder



→ consists of 4 full adder

→ Each full Adder consists of a sum circuit and a carry circuit.

why do we use verilog?

To describe a digital system as a set of modules.


→ Each of the modules will have an interface to other modules, in addition to its description.

→ Two ways to specify a module -

(a) By specifying its internal logical structure
(called structural representation)

(b) By describing its behaviour in a program-like manner (called behavioral representation)

→ The modules are interconnected using nets which allow them to work with each other.



(All the modules together will specify the specification of the Hardware)

→ After specifying the system in verilog, we can do two things:

(a) simulate the system and verify the operation
→ just like running a program written in high-level language.

→ Requires a test bench or test harness, that specifies the inputs that are to be applied and the way the outputs are to be displayed.

(b) use a synthesis tool to map it to hardware.

→ Converts it to a netlist of low-level primitives

→ The hardware can be Application Specific Integrated circuit (ASIC)
→ or else, it can be Field Programmable Gate Array (FPGA)

(A programmable hardware)

↳ when the design is mapped to hardware, we don't need test bench for simulation anymore.


↳ signals can be actually applied for some source (e.g. signal generator), and response evaluated by some equipment (e.g. oscilloscope or logic analyzer).

ASIC as hardware target?

- when high performance and high packing density is required.
- when the manufactured hardware is expected to be used in large numbers (e.g. processor chips).

FPGA as hardware target?

- when less turnaround time is required to validate the design.
- The mapping can be done in the laboratory itself with a FPGA kit and associated software.
- There is a tradeoff in performance.




How to simulate verilog module :-

- Using a test bench to verify the functionality of a design coded in verilog (called Design-under-Test or DUT).
- comprising of :
- A set of stimulus for the DUT
- A monitor, which captures or analyzes the output of the DUT


Requirement

- The inputs of the DUT need to be connected to the test bench.

- The outputs of the DUT needs also to be connected to the test bench.



example :-



Module example ($A, B, C, \bar{A}, \bar{B}, f, Y$);
 Input $A, B, C, \bar{A}, \bar{B}, f$;
 output Y ;
 wires t_1, t_2, t_3, Y ;
 nand #1 $u_1 (t_1, A, B)$;
 nand #2 $u_2 (t_2, C, \bar{B}, \bar{A})$;
 nand #3 $u_3 (t_3, \bar{A}, f)$;
 nand #4 $u_4 (Y, t_1, t_2, t_3)$;
 endmodule

we can combine declarations of
same type of gate together.

nand #1 $u_1 (t_1, A, B)$;
 nand #2 $u_2 (t_2, C, \bar{B}, \bar{A})$;

→ delay

$\neg B = B'$

C. testbench & driver module output of - palinori (P)

```

module testbench;
    reg A,B,C,D,E,F; wire f;
    example SUT(A,B,C,D,E,f,f);
    initial
    begin
        $monitor ($time, "A=%b, B=%b, c=%b, D=%b, E=%b, f=%b, f2=%b",
                  A,B,C,D,E,f,f2);
        #5 A=1; B=0; C=0; D=1; E=0; F=0;
        #5 A=0; B=0; C=1; D=1; E=0; F=0;
        #5 A=1; C=0;
        #5 F=1;
        #5 $finish;
    end
endmodule

```

Simulation Results :-

- 0 A=x, B=x, C=x, D=x, E=x, f=x, f2=x, Y2=x
- 5 A=1, B=0, C=0, D=1, E=0, f=0, f2=0
- 8 A=1, B=0, C=0, D=1, E=0, f=0, f2=1
- 10 A=0, B=0, C=1, D=1, E=0, f=0, f2=1
- 13 A=0, B=0, C=1, D=1, E=0, f=0, f2=0
- 15 A=1, B=0, C=0, D=1, E=0, f=0, f2=0
- 18 A=1, B=0, C=0, D=1, E=0, f=0, f2=1
- 20 A=1, B=0, C=0, D=1, E=0, f=1, f2=1

Command in ivinlog :-

- (a) ivinlog -o mysim example.v example-test.v
- (b) vvp mysim

Variety Design styles -

- Programmable logic Devices
 - ↳ Field programmable gate array (FPGA)
 - ↳ Gate Array
 - ASIC design } → standard cell (semi-custom design)
 - full custom design.
- which design style to me?
- Basically a tradeoff among several design parameters,
 - ↳ hardware cost
 - circuit delay
 - time required
 - Optimizing on these parameters is often conflicting.
 - FPGA is easiest but delay high
 - in ASIC performance is good but, cost and time required more.

what does FPGA offer -

- user / field programmability
 - array of logic cells connected via routing channels.
 - diff types of cells -
 - special ZO cells.
 - logic cells (mainly look-up tables (LUT) with associated registers)
- interconnection b/w cells-
 - using SRAM based switches
 - using Anti-fuse elements.

Ease of use

- FPGA chips are manufactured by a no of vendors :
 - Xilinx, Altera, Actel etc.
 - Products vary widely in capability
- FPGA Development boards and CAD software available from many sellers. ↳ Allows rapid prototyping in laboratory.

Concept of verilog module :-

- in verilog, the basic unit of hardware is called a module.
- ↳ A module can't contain definition of other module
- ↳ A module can, however be instantiated within another module.
- instantiation allows the creation of a hierarchy in verilog description.

module module-name (list-of-ports);

 input/output declarations

 local net declarations

 parallel statements

endmodule

// A simple AND function

module simpleand (f, x, y);


 input x, y;

 output f;

 assign f = x & y;

endmodule

ex -



```

// A 2-level combinational CLK
module two_level(a,b,c,d,f);
    input a,b,c,d;
    output f;
    wire t1,t2; // intermediate line
    assign t1 = a & b;
    assign t2 = ~ (c | d);
    assign f = ~ (t1 & t2);
endmodule

```

⇒ The assign statement represents continuous assignment, whereby the variable on LHS gets updated whenever the expression on the RHS changes.

assign variable = expression;

→ The LHS must be a "net" type variable, typically a "wire".

→ The RHS can contain both "register" and "net" type variables.

→ A Verilog module can contain any number of "assign" statements; they are typically placed in the beginning after the port declarations.

→ The "assign" statement models behavioral design styles and is typically used to model combinational circuits.

Data types in verilog

A variable in verilog belongs to one of two data types:-

(a) Net

- must be continuously driven
- can't be used to store a value
- used to model connections between continuous assignments and instantiation.


(b) Register

- Retains the last value assigned to it.
- often used to represent storage elements, but sometimes it can translate to combinational circuit also.

(a) Net data type

→ Nets represents connection b/w hardware elements.

→ Nets are continuously driven by the outputs of the devices they are connected to



→ Net 'a' is continuously driven by the output of the And gate.

→ Nets are 1-bit values by default unless they are declared explicitly as vectors.


→ Default value of a net is "z".

→ various "net" data types are supported for synthesis in verilog: - wire, wor, word, ln, supply0, supply1 or hi's state.

→ "wire" and "ln" are equivalent; when there are multiple drivers driving them, the driver outputs are shorted together.

- "nor" and "nand" inserts an OR and AND gate respectively at the connection.
- "supply 0" and "supply 1" model the power supply connections.

ex :-



module we_wire (A,B,C,D,f);

input A,B,C,D;

output f;

wire f;

// net f declared as wire

assign f = A & B;

assign f = C | D;

end module.

for $A=B=1$ and $C=D=0$

f will be indeterminate

Module we_wand (A,B,C,D,f);

input A,B,C,D;

output f;

wand f;

// net f declared as 'wand'

assign f = A & B;

assign f = C | D;

end module

Here function
realised will be

$$f = \overline{(A \oplus B) \oplus (C \oplus D)}$$

module wing_supply_wire (A,B,C,f);

input A,B,C;

output f;

supply 0 grd;

supply 1 vdd;

nand g1 (f1, vdd, A, B);

xor g2 (f2, C, grnd);

and g3 (f, f1, f2);

end module.

Data values and signal strength

- Verilog supports 4 value levels and 8 strength levels to model the functionality of real hardware.
 - strength levels are typically used to resolve conflicts between signal drivers of diff strengths in real circuits.

value level Represents

0 logic 0 state

1 logic 1 state

X unknown logic state

Z high impedance state

initialization

→ All unconnected nets are set to "Z".

→ All register variables set to "X".

(b). Register Data type

- In a verilog, a "register" is a variable that can hold a value.
 - ↳ unlike a "wire" that is continuously driven and can't hold any value.
 - does not necessarily mean that it will map to a hardware register during synthesis
 - combinational circuit specification can also use register type variables.
- Register Data types supported by verilog:
 - (i) reg : most widely used
 - (ii) integer : used for loop counting
 - (iii) real : used to store floating-point numbers
 - (iv) time : keeps track of simulation time
(not used in synthesis)

(i) "reg" data type

- Default value of a "reg" data type is "x".
- It can be assigned a value in synchronism with a clock or even otherwise.
- No declaration explicitly specifies the size (default is 1-bit).

```
reg x,y; // single-bit register variable
```

```
reg [15:0] bus // A 16-bit bus
```

- Treated as an unsigned number in arithmetic expressions.
- must be used when we model actual sequential hardware elements like counters, shift registers etc.

ex:- 32 bit counter with synchronous reset
 ↳ Count value increases at the positive edge of the clock.

↳ If "rst" is high, the Counter is reset at the positive edge of one next clock.

Module simpleCounter (clk, rst, count);

input clk, rst;

output count;

reg [31:0] count;

always @ (posedge clk)

begin

if (rst)


count = 32'b0;

else

count = count + 1;

end

endmodule. soft stub "per"



Module simpleCounter (clk, rst, count);

input clk, rst;

output count;

reg [31:0] count;

always @ (posedge clk or posedge rst)

begin

if (rst)

count = 32'b0

else

count = count + 1;

end

endmodule

32 bit counter with asynchronous reset

→ here reset occurs whenever "rst" goes high.

→ Does not synchronize with clock.

(ii) "integer" Data type :-

→ It is a general purpose register data type

used for manipulating quantity.

→ more convenient to use in situations like loop control than "reg".

→ It is treated as a 2's complement signed integer in arithmetic expressions.

→ Default size is 32 bits; however, the synthesis tool tries to determine the size using data flow analysis.

→ Example :- wire [15:0] x, y;

integer c;

$$c = x + y;$$

size of c can be deducted to be 17
(16 bits plus a carry).

(iii) "real" data type :-

→ used to store floating point numbers

→ when a real value is assigned to an integer, the real number is rounded off to the nearest integer.

→ Example :-

real e, pi;

initial

begin

e = 2.118;

pi = 314.159e-2;

end

integer x;

initial

x = pi; // gets value

3

(iv) "time" Data type

- in verilog, simulation is carried out with respect to a logical clock called simulation time.
- The "time" data type can be used to store simulation time.
- The system function "\$time" gives the current simulation time.

→ Example :-

```
time curr_time;  
initial  
    curr_time = $time;
```

Vectors


→ Nets or "reg" type variables can be declared as vectors, of multiple bit width.

- if bit width is not specified, default size is 1-bit.

→ vectors are declared by specifying a range [range1 : range2], where range1 is always the most significant bit and range2 is the least significant bit.

→ Example :-


```
wire x,y,z; // single bit variables  
wire [7:0] sum; // msB is sum[7], lsB is sum[0]  
reg [31:0] mDR;  
reg [15:0] data; // msB is data[15], lsB is data[0]  
reg clock;
```



sum

sum[0]
sum[1]

sum[2]



MSB

data

LSB

[1:10]

→ parts of a vector can be addressed and used in an expression.

→ Example :-

↪ A 32 bit instruction register, that contains a 6 bit opcode, 3 register operands of 5 bits each, and an 11 bit offset.

reg [31:0] IR;

opcode = IR[31:26];

reg [5:0] opcode;

reg1 = IR[25:21];


reg [4:0] reg1, reg2, reg3;

reg2 = IR[20:16];

reg [10:0] offset;

reg3 = IR[15:11];

offset = IR[10:0];



IR

$$\text{sum} = \text{IR}[26:21] + \text{IR}[20:16]$$

Multi-dimensional Arrays and Memories :-

→ multi-dimensional arrays of any dimension can be declared in verilog.

Example :- reg [31:0] register_bank [15:0]; // 16x16, 32 bit registers
integer matrix [7:0][15:0]; → 8 row x 16 column

→ memory can be modeled in verilog as a 1-D array of registers

→ Each element of the array is addressed by a single array index.

Example - reg mem_bit [0:2047]; // 2K x 1 bit words
reg [15:0] mem_word [0:(1023)]; // 1K x 16 bit words

Specifying Constant values

→ A constant value may be specified in either the sized or the unsized form.

→ syntax of sized form.

$\langle \text{size} \rangle' \langle \text{base} \rangle \langle \text{number} \rangle$

Example :-

4'b0101 // 4-bit binary number 0101

1'b0 // 1-bit logic 0

12'hBBC // 12-bit number 1010011100

Parameters - If it is a constant with a given name.

→ we can't specify the size of a parameter

→ the size gets decided from the constant value itself; if size is not specified it is taken to be 32 bits.

Example -

parameter HI=25, LO=5;

parameter up=2b'00, down=2b'01

parameter RB0=3b'100, RP211000=3b'010,
, steady=2b'01;
GREEN=3b'001;

// parameterized design of an n-bit Counter

module Counter (clear, clock, count);

parameter N=7;

input clear, clock;

output [0:N] Count; reg [0:N] count;

always @ (negedge clock)

if (clear)

count <= 0,

else

Count <= Count + 1;

endmodule



Predefined logic gates in verilog :-

- verilog provides a set of predefined logic gates.
- can be instantiated within a module to create a structured design.
- The gates respond to logic values (0, 1, X or Z) in a logical way.

2 input AND	2-i/p OR	2-i/p BXOR
0 & 0 = 0	0 0 = 0	0 ^ 0 = 0
0 & 1 = 0	0 1 = 1	0 ^ 1 = 1
0 & 1 = 1	1 1 = 1	1 ^ 1 = 0
1 & 1 = 1	1 X = X	X ^ X = X
1 & X = X	0 X = X	0 ^ X = X
0 & X = 0	1 X = X	1 ^ X = X
1 & Z = X	Z X = X	Z ^ X = X
2 & X = X		

list of primitive gates

and G1(a, b, c, d, e, f);
 and G7 (out, int, in2);
 nand G7 (out, int, in2);
 or G (out, int, in2);
 nor G (out, int, in2);
 xor G " "
 xnor G "
 notn (outin);
 buf or (outin);






bufif1 or (out, in, ctrl);

bufif0 or (out, in, ctrl);


notif0 or (out, in, ctrl);

notif1 or (out, in, ctrl);



→ some restriction when instantiating primitive gates :-

- ↳ The output port must be connected to a net (e.g. a wire)
↳ An "output" signal is a wire by default, unless explicitly declared as a register.
- ↳ The input ports may be connected to nets or register type variables.
- They have a single output but can have any number of inputs (except NOT and BUF).
- When instantiating a gate, an optional delay may be specified
 - ↳ used for simulation
 - ↳ Logic synthesis tools ignore the time delays.



```
timescale long/long;
module exclusive_or(f,a,b);
    input a,b;
    output f;
    wire t1,t2,t3;
    nand #5 m1(t1,a,b);
    and #5 m2(t2,a,b);
    or #5 m3(t3,t1,b);
    nor #5 m4(f,t2,t3);
endmodule
```

here
#5 means
↓

long

as specified

during timescale declaration

The 'timescale' directive -

Syntax :-

$\text{'timescale } <\text{reference-time-unit}> / <\text{time-precision}>$

- The $<\text{reference-time-unit}>$ specifies the unit of measurement for time.
- The $<\text{time-precision}>$ specifies the precision to which the delays are rounded off during simulations.
- valid values for specifying time unit and time precision are 1, 10 and 100.

How module works with
of other to store values

Hardware modelling issues

in terms of the hardware realisation, the value computed can be assigned to :

- A "wire"
- A "flip-flop" (edge-triggered storage cell)
- A "latch" (level-triggered storage cell)
- A variable in Verilog can be either "net" or "register".
- A "net" data type always maps to a "wire" during synthesis.
- A "register" data type maps either to a "wire" or a "storage cell" depending upon the context under which a value is assigned.

(Module) @ module



$$\begin{aligned} & \therefore \text{st}^A \cdot \text{tb} = \text{st} \\ & (\text{st} \cdot \text{tb}) = \text{st} \end{aligned}$$

Verilog code

```

module reg_maps_to_wires (A,B,C,f1,f2);
    input A,B,C;
    output f1,f2;
    wire A,B,C;
    reg f1,f2;
    always @ (A or B or C)
        begin
            f1 = ~ (A & B);
            f2 = f1 ^ C;
        end
    endmodule

```



```

module a-problem-conc(A,B,C,f1,f2);
    input A,B,C;
    output f1,f2;
    wire A,B,C;
    reg f1,f2;
    always @ (A or B or C)
        begin
            f2 = f1 ^ C;
            f1 = ~ (A & B);
        end
    endmodule

```

storage cell or latch generated for f_2

example of latch

```
// A latch gets inferred here
module simple_latch (data, load, d_out);
    input data, load;
    output d_out;
    wire t;
    always @ (load or data) // whenever
        begin // load or data
            if (!load) // if load is zero
                t = data; // data will go to t
            d_out = !t; // data will go to t
        end
    endmodule
```

Verilog operators

Arithmetic operators

- + unary (sign) plus
- - unary minus
- + + binary plus (add)
- - binary minus
- * multiply
- / divide
- % modulus
- ** exponentiation

Logical operators

- ! logical negation
- && logical AND
- || logical OR

Unary ($+A$,
 $-B$,
 $\neg(A \oplus B)$)

Binary ($A + B$,
 $A - B$,
 $A \oplus B$)

2 &

11

A	B	$A \& B$	A	B	$A \mid B$
f	f	f	f	f	f
f	T	f	f	T	T
T	f	f	T	f	T
T	T	T	T	T	T

A		$\sim A$
f	T	
T	f	

Relational operators

\neq not equal

$=$ equal

\geq greater or equal

\leq less or equal

$>$ greater

$<$ less

Bitwise operators

\sim bitwise NOT

$\&$ bitwise AND

\mid bitwise OR

\wedge bitwise exclusive-OR

$\wedge\wedge$ bitwise exclusive-NOR

Example

11

shift operators → shift-left

>> shift right

<< shift left

>>> arithmetic shift right

example :-

wire [15:0] data, target;

assign target = data >> 3;

assign target = data >>> 2;

conditional operator :

cond_expr ? true_expr : false_expr;

example :-

wire a, b, c;

wire [4:0] x, y, z;

assign a2 = (b > c) ? b : c;

assign z = (x == y) ? x + 2 : x - 2;

if b > c
then b will assign
if false then c will
assign.

if x == y then x + 2 else x - 2.

Concatenation Operator :- Join together bits from two or more comma-separated expressions

{..., ..., ...}

Replication Operator :-

{n{m}}

Join together n copies of an expression m, where n is a constant.


assign f = {a, b};

assign f = {a, 3'b101, b};


10 01 01 01 X
↳ bit vector

assign f = {2'b10, 3{2'b01}, x};

Modeling



→ we start with a behavioral description and convert into structural description by some steps.



example → The structural hierarchical description of 16:1 MUX.

(a) wing pure behavioral modelling

(b) structural modelling wing 4:1 MUX specified using behavioral model

(c) make structural modelling of 4:1 MUX using behavioral modelling of 2:1 MUX

(d) make structural gate level modelling of 2:1 MUX to have a complete structural hierarchical description.

Version 1
(a) wing pure behavioral modelling

```
module mux16to1 (in, sel, out);  
    input [15:0] in;  
    input [3:0] sel;  
    output out;  
    assign out = in[sel];  
endmodule
```

: if select one of the input bits depending upon no. value of

{4, 10, 12, 14} = 10000

{5, 10, 12, 13} = 10001

"sel":

Testbench

```

module muxtest;
reg [15:0] A; reg [3:0] S; wire F;

```

```
MUX16to1 M (.in(A), .sel(S), .out(F));
```

initial

begin

```
$dumpfile ("mux16to1.vcd");

```

```
$dumpraw (0, muxtest);

```

```
$monitor ($time, "%h, S=%h, f=%b, A=%b, S=%b");

```

```
#$S A = 16'h3FOA; S = 4'h0;
```

```
#$S S = 4'h1;
```


```
#$S S = 4'h6;
```

```
#$S S = 4'hC;
```

```
#$S $finish;
```

end

endmodule.



3f0A → Sel → F
 S20
 S21
 S=6
 S=2

- 0 A = XXX, S = X, f = X
- 5 A = 3FOA, S = 0, f = 0
- 10 A = 3FOA, S = 1, f = 1
- 15 A = 3FOA, S = 6, f = 0
- 20 A = 3FOA, S = 2, f = 1

Version 2 :- Behavioral modeling of 4:1 mux
Structural modeling of 16:1 mux

```

module mux4to1 (in, sel, out);
input [3:0] in;
input [1:0] sel;
output out;
assign out = in[sel];
endmodule

```

```





module mux16to1 (in, sel, out);
input [15:0] in;
input [3:0] sel;
output out;
wire [15:0] t;

```

```

mux4to1 M0 (in[3:0], sel[1:0], t[0]);
mux4to1 M1 (in[7:4], sel[1:0], t[1]);
mux4to1 M2 (in[11:8], sel[1:0], t[2]);
mux4to1 M3 (in[15:12], sel[1:0], t[3]);
mux4to1 M4 (in[15:0], sel[3:2], out);
endmodule



```



sel[3] sel[2]

(16:1 MUX by 4:1 mux)

version 3 -



(4:1 mux by 2:1 mux)

Module mux2to1(in, sel, out);
 input [1:0] in;
 input sel;
 output out;
 assign out = in[sel];
 endmodule

Module ~~4to1~~ mux4to1(in, sel, out);
 input [3:0] in;
~~input~~ sel[2:0];
 output out;
 wire [1:0] f;
 mux2to1 M0 (in[1:0], sel[0], f[0]);
 mux2to1 M1 (in[3:2], sel[0], f[1]);
 mux2to1 M2 (f[1], sel[1], out);
 endmodule

Version-4 structural modeling of 2:1 mux



```

module mux2to1 (in, sel, out);
    input [1:0] in;
    input sel;
    output out;
    wire f1, f2, f3;
    NOT u1 (f1,sel);
    AND U42 (f2,in[0],f1);
    AND U43 (f3,in[1],f1);
    OR U4 (out,f2,f3);
endmodule

```

→ Same template
can be used for
all the versions.

→ The versions
illustrate hierarchical
refinement of design.



Generation of status flags -

- : whether the sum is negative or positive
- : whether the sum is zero.
- : whether there is a carry out of last stage
- : whether one number of it is even or odd
- : whether the sum is even or odd
- : Can't fit in 16 bits.


example-2
version 1: Behavioral description of a 16 bit adder,

module ALU (x, y, z, sign, zero, carry, parity,
overflow);

input [15:0] x, y;
output [15:0] z;
output sign, zero, carry, parity, overflow;

assign {carry, z} = x + y; // 16 bit addition
assign sign = z[15];
assign zero = ~z;
assign parity = ~z;
assign overflow = (x[15] & y[15] & ~z[15]) |
(~x[15] & ~y[15] & z[15]);

endmodule



module alutest;

reg [15:0] x, y;
wire [15:0] z, s, zR, cY, p, v;


ALU DUT(x, y, z, s, zR, cY, p, v);

initial
begin

\$dumpfile("valu.vcd"); \$dumpvars(0, alutest);
\$monitor(\$time, "x=%b, y=%b, z=%b, s=%b, zR=%b, cY=%b, p=%b, v=%b",
x, y, z, s, zR, cY, p, v);
#5 x=16'h 8fff; y=16'h 8000;
#5 x=16'h fffe; y=16'h 0002;
#5 x=16'h AAAA; y=16'h 5555;
#5 \$finish

end

endmodule




simulation op

- 0 $x=x_{max}, y=y_{max}, z=z_{max}, s=x, c=y \oplus x, p=x, v=x$,
 5 $x=ffff, y=8000, z=0fff, s=0, z=0, c=1, p=1, v=1$,
 10 $x=ffff, y=2000, z=20000, s=0, z=1, c=1, p=1, v=0$,
 15 $x=aaaa, y=5555, z=ffff, s=1, z=0, c=0, p=1, v=0$

version 1:

16 bit adder by 4 bit adder



* Structural description of 16 bit adder using 4 bit adder blocks (using ripple carry b/w blocks)

module ALU ($x, y, z, sign$)

input [15:0] x, y ;

output [15:0] z ;

output sign, zero, carry, parity, overflow;

wire $c[3:1]$;

assign sign = $z[15]$;

assign zero = $\sim z$;

assign parity = $\sim A z$;

assign overflow = $(x[15] \& y[15]) \oplus z[15]$;

$\sim (x[15] \& \sim y[15]) \oplus z[15]$;

$\sim z[15]$;

adder4 A0 ($z[3:0], c[1], x[3:0], y[3:0], z'bo$);

adder4 A1 ($z[7:4], c[2], x[7:4], y[7:4], c[1]$);

adder4 A2 ($z[15:8], c[3], x[11:8], y[11:8], c[2]$);

adder4 A3 ($z[15:12], carry, x[15:12], y[15:12], c[3]$);

endmodule

Behavioral description of a 4 bit adder

```
module adder4 (S, cout, A, B, cin);  
    input [3:0] A, B; input cin;  
    output [3:0] S; output cout;  
    assign {cout, S} = A + B + cin;  
endmodule
```

Version 3 → structural modeling of Ripple carry Adder

```
module adder4 (S, cout, A, B, cin);  
    input [3:0] A, B;  
    input cin;  
    output [3:0] S;  
    output cout;  
    wire C1, C2, C3;  
  
    fulladder FA0 (S[0], C1, A[0], B[0], cin);  
    fulladder FA1 (S[1], C2, A[1], B[1], C1);  
    fulladder FA2 (S[2], C3, A[2], B[2], C2);  
    fulladder FA3 (S[3], cout, A[3], B[3], C3);  
endmodule
```

Carry look-ahead Adder

→ The ~~typ~~, delay of an n bit ripple carry adder
is proportional to n .
(Due to the rippling effect of carry sequentially
from one stage to the next)


- One possible way to speedup the addition
 - ↳ generate the carry signals for the various stages in parallel
 - ↳ Time complexity reduces from $O(n)$ to $O(1)$
 - ↳ Hardware complexity increases rapidly with n .

→ we define the carry generate and carry propagate functions as:

$$\begin{cases} g_i = A_i \cdot B_i \\ p_i = A_i \oplus B_i \end{cases}$$

→ $g_i = 1$ represents the condition when a carry is generated in stage- i independent of the other stages.

→ $p_i = 1$ represents the condition when an i/p carry c_i will be propagated to the o/p carry c_{i+1} .



$$c_{i+1} = g_i + \sum_{k=0}^{i-1} g_k \prod_{j=k+1}^i p_j + c_i \prod_{j=i+1}^n p_j$$

Generation of carry and sum bits - !

$$c_4 = g_3 + g_2 p_3 + g_1 p_2 p_3 + g_0 p_1 p_2 p_3 + c_0 p_0 p_1 p_2 p_3$$

$$c_3 = g_2 + g_1 p_2 + g_0 p_1 p_2 + c_0 p_0 p_2$$

$$c_2 = g_1 + g_0 p_1 + c_0 p_0$$

$$c_1 = g_0 + c_0 p_0$$

$$s_0 = A_0 \oplus B_0 \oplus c_0 = P_0 \oplus G_0$$

$$s_1 = P_1 \oplus G_1$$

$$s_2 = P_2 \oplus G_2$$

$$s_3 = P_3 \oplus G$$

4 AND gate

3 AND 3 gate

2 AND 4 gate

1 AND 8 gate

1 OR², 1 OR³,

1 OR⁴ and

1 OR⁵ gate

4 XOR² gate

Description styles in verilog -

Two diff styles -

① Data flow

- continuous assignment

(using assignment statements)

② Behavioral

- Procedural assignment (using procedural statements similar to a program in high level language)
 - Blocking
 - Non Blocking

→ Data flow style: continuous Assignment

→ Keyword → assign

{ assign a = b + c;
assign sign = z[7:5];

→ forms a static binding

DNA
→ The "net" being assigned on the LHS.

→ The expression on RHS which may consists of both "net" and "Register" type variable!

→ A verilog module can contain any no of "assign" statements.


→ Typically no "assign" statements are followed by procedural description

→ The assign statements are used to model behavioral description

```
module generate_mux (data, select, out);  
    input [15:0] data;  
    input [3:0] select;  
    output out;  
    assign out = data[select];  
endmodule
```

Ques here does this
beacuz this synthesis tool
also constant index
in expression on RHS
generates a mux

→ If the index is a constant, just a wire will be generated
 ex- assign out = data[2];






Module generates - set-of-MUX (a, b, f, sel);

```
input [0:3] a, b;
input sel;
output [0:3] f;
assign f = sel ? a : b;
endmodule
```

if sel → 1 (or true)
 then select a
 otherwise b


conditional operator
 generates a MUX



→ so whenever a conditional is encountered in the RHS
 of an extraction, a 2-to-1 mux is generated.

→ in previous ex., since the variables a, b and f are
 vectors, an array of 2-to-1 muxes are generated


assign $f = (a == 0) ? (c+d) : (c-d);$



example of generating a decoder :-

```
module generate_decoder(out, in, select);
    input in;
    input [0:1] select;
    output [0:3] out;
    assign out[select] = in;
endmodule
```

Non constant index in expression on LHS generates a decoder



→ A constant index in the expression on RHS will not generate a decoder.

ex:- assign out[5] = in; (This will generate a wire connection)

```
module level_semiho_latch(D, Q, En);
    input D, En;
    output Q;
    assign Q = En ? D : Q;
endmodule
```


En	D	Qn
0	X	Qn1
1	0	0
1	1	1

Generating

D type
latch

example to describe
a sequential logic element
using assign statement.

Modelling a simple SR latch:



S	R	Q _{in}
1	1	One
0	1	0
1	0	1
0	0	?

module sr_latch(Q, Qbar, S, R);

input S, R;

output Q, Qbar;

assign Q = ~ (R & Qbar);

assign Qbar = ~ (S & Q);

endmodule

module latches;

reg S, R; wire Q, Qbar;

sr_latch LAT(Q, Qbar, S, R);

initial

begin

monitor (8 time, "S=1'b0, R=1'b1, Q=1'b1, Qbar=1'b0",

S, R, Q, Qbar);

S = 1'b0; R = 1'b1;

#5 S = 1'b1; R = 1'b1;

#5 S = 1'b1; R = 1'b0;

#5 S = 1'b0; R = 1'b1;

#5 S = 1'b0; R = 1'b0;

#5 S = 1'b1; R = 1'b1;

end

endmodule

simulation op :-

0 S=0, R=1, Q=0, Qbar=1

5 S=1, R=1, Q=0, Qbar=1

10 S=1, R=0, Q=1, Qbar=0

15 S=1, R=1, Q=1, Qbar=0

20 S=0, R=0, Q=1, Qbar=0

and run simulator longer.

⇒ Behavioral style procedural assignment

Two kinds of procedural blocks are supported in Verilog -:


(1) The "initial" block

- ↳ Executed once at beginning of simulation.
- ↳ used only in testbenches; can't be used in synthesis.

(2) The "always" block

- ↳ A continuous loop that never terminates.

- A procedural block defines -
 - ↳ A region of code containing sequential statements.
 - ↳ The statements execute in no order only are written.



- If there are multiple initial blocks, all the blocks will start to execute concurrently at time 0.

- If there is single statement, we don't need a begin and end.

ex:- module testbench - example;

reg a,b,cin,sum,cout;

all three "initial" blocks execute concurrently.
initial cin='0'; } don't need begin,end
 for single statement
initial begin
#5 a=1'b1; b=1'b1;
#5 b=1'b0;
end
initial #25 \$finish;
endmodule

shortcuts in Declarations :-

→ "input" and "reg" can be declared together in the same statement.

output reg [7:0] data;

instead of output [7:0] data; reg [7:0] data;

→ A variable can be initialized when it is declared:

reg clock = 0; instead reg clock;
initial clock = 0;

"Always" block :-

always block

```
always (---)
  begin
    =
    =
    =
  end
```

(repitive execution in always block)

→ statements inside always blocks are executed repeatedly and never stops.

en - A clk signal that is generated continuously.

Basic syntax of "always" block :-

```
always @ (event_expression)
begin
  sequential_statement_1;
  sequential_statement_2;
  sequential_statement_n;
end
```

→ The @ (event_expression) part is required for both combinational and sequential circuit descriptions.

→ only "reg" type variable can be assigned within an "initial" or "always" block

Sequential statements in verilog

- multiple assignment statements inside a begin-end block may either execute sequentially or concurrently depending upon the type of assignment.
- Two types of assignment statements
 - blocking ($a = b + c$)
 - non-blocking ($a <= b + c$)

(a) begin --- end [0-8] for

begin
sequential-statement
end

if n/21
begin-end
not required.

(b) if -- else

if (<expression>)
sequential-statement;

if (<expression>)
sequential-statement;
else
sequential-statement;

if (<expression>)
sequential-statement;
else if (<expression>)
sequential-statement;
else default-statement;

(c) case

case(<expression>)
expr1: sequential-statement;
expr2: sequential-statement;
...
exprn: sequential-statement;
default: default-statement;
endcase.

Each sequential-statement can be a single statement or a group of statements within "begin-end".

→ specific

→ can replace complex "if-else" statement for multiway branching.

→ The expression is compared to the alternatives (expr 1, 2, ..., n) in order they are written.

→ If none of the alternative matches, no default-statement is executed.

→ Two variations of case : casez and casex

- ↪ The "casez" statement treats all "z" values in the case alternatives or the case expression as don't cares.
- ↪ The "casex" statement treats all "x" and "z" values in the case item as don't cares.

example - i

if state is "4'b012X",
the second expression
will give match
and next-state
will be 1.

```
reg [3:0] state; integer next-state;  
casex (state)  
4'b1xxx : next-state = 0 ;  
4'bxx1xx : next-state = 1 ;  
4'bxx1x : next-state = 2 ;  
4'bxxx1 : next-state = 3 ;  
default : next-state = 0 ;  
endcase
```

- initial and always blocks can coexist within same verilog module
- They all execute concurrently ; "initial" only once and "always" repeatedly.

```
module generating_clock;  
output reg clk;  
initial  
clk = 1'b0; // initialized to 0 at time 0.  
always  
#8 clk=~clk; // toggle after time units.  
initial  
#8w finish;  
endmodule
```

(d) "while" loop :-

```
while (<expression>)
  sequential - statement;
```

(while loop executes until the expression is not true)

```
while (<expression>
begin
  sequential - statement 1;
  sequential - statement 2;
  .
  .
  end
```

Example :-

```
integer myCount;
```

```
initial
```

```
begin
```

```
myCount = 0;
```

```
while (myCount <= 255)
```

```
begin
```

```
display ("my Count = %d", myCount);
```

```
myCount = myCount + 1;
```

```
end
```

```
end
```

(e) "for" loop :-

```
for (expr1; expr2; expr3)
  sequential - statement;
```

The for loop executes as long as expr2 is true.

→ group of statements with "begin--end".

expr1 → initial condition

expr2 → terminating condition

expr3 → a procedural assignment to change the value of control variable.

→ The for loop can be used to initialize an array or memory.

example 2

```

integer myCount;
real data[100:1] data;
integer i;
initial
begin
    for (myCount = 0; myCount <= 255;
        myCount = myCount + 1)
        $display("myCount : %d", myCount);
    initial
    for (i = 1; i <= 100; i = i + 1)
        data[i] = $random;
end

```

(f) "repeat" loop :-

executes the loop a fixed no of times.

repeat (<expression>)
sequential_statement;

→ expr in repeat can be a constant, variable or a signal value.

↳ if it is a variable or signal value, it is evaluated only when the loop starts and not during execution of the loop.

repeat (a)

```

begin
    { if a = 10
        lwp created
        10 times
    }
end

```

Example-1

```

reg clock;
initial
begin
    clock = 1'b0; // exactly 1us
    repeat (100) end
    #8 clock = ~clock;
end

```

(9) "forever" loop

forever
sequential - statement;

- does not use any expression and executes forever until \$finish is encountered in the testbench.
- can't do while loop for which the expression is always true.
- if delay is not specified, rest of design will not be executed.

example :- reg#(bit);
initial

```
begin  
    clk = 1'b0;  
    forever #5 clk = ~clk  
end
```

other constructs :-

#(time-value)

→ makes a block suspend for "time-value" units of time.

@(event-expression)

→ makes a block suspend until "event-expression" triggers.

This specifies the event that is required to resume execution of procedural block.


This can be any one of the following :-

① change of a signal value

② positive or negative edge occurring on signal (posedge or negedge)


→ A posedge is any transition from {0,x,z} to 1 and from 0 to {z,x}.

(posedge)



$$\{0, x_1 z_1\} \text{ to } 1 \\ 0 \text{ to } \{x_1 z_1\}$$

(negedge)



ex:
always @ (posedge x)
{ =
=

$$\{1, x_1 z_1\} \text{ to } 0 \\ 1 \text{ to } \{x_1 z_1\}$$

@ (in)

// "in" changes

@ (a or b or c)

// any of "a", "b", "c" changes

@ (a, b, c)

// --- do ---

@ (posedge clk)

// positive edge of "clk"

@ (posedge clk or negedge reset)

// positive edge of "clk"
or negative edge

of "reset"

@ (*)

// any variable changes

// D flip-flop with synch set and reset

module dff (q, qbar, d, set, reset, clk);

input d, set, reset, clk;

output reg q; output qbar;

assign qbar = ~q;

always @ (posedge clk)

begin

if (reset == 0)

q <= 0;

else if (set == 1)

q <= 1;

else

q <= d;

endmodule

// set, reset are
active low

// Transparent latch with enable

```
module latch (q, qbar, din, enable);
    input din, enable;
    output q; output qbar;
    assign qbar = ~q;
    always @ (din or enable)
    begin
        if (enable)
            q = din;
    end
endmodule
```

procedural assignment example

// A combinational logic example

```
module mux21 (int, in0, s, f);
    input int, in0, s;
    output reg f; // declaring f as reg because
                    // inside always block f
                    // is on left side
    always @ (int or in0 or s)
        if (s)
            f=int;
        else
            f=in0;
endmodule
```

→ The event expression
in always blocks triggers
whenever at least one
of int, in0 or s changes.

alternate ways to identify the event condition -

① always @ (int, in0, s)

② always @ (*) → means any change

// sequential logic example

```
module dff_nedge (D, clock, Q, Qbar);  
    input D, clock;  
    output reg [1:0] Q, Qbar;  
    always @ (posedge clock)  
        begin  
            Q = D;  
            Qbar = ~D;  
        end  
    endmodule
```

// 4-bit counter with asynchronous reset

```
module counter (clk, rst, count);  
    input clk, rst;  
    output reg [3:0] count;  
    always @ (posedge clk or posedge rst)  
        begin  
            if (rst) count <= 0;  
            else count <= count + 1;  
        end  
    endmodule
```

→ The event condition triggers when either a positive edge of "clk" comes or a positive edge of "rst".

in 4bit counter with synchronous reset


always @ (posedge clk) or posedge ~~rst~~

Always @ (*)
Case ()

→ when a "Case" statement is incompletely
declared, one synthesizer will infer
the need for a latch to hold the residual
output when no select bits take unspecified
values.


ex :-

```
module xyz (input a,b,c, output reg f);
    always @ (*) begin
        if (a == 1) f = b & c;
    end
endmodule
```



for $a=0$, value of f is
unspecified.

```
module xyz (input a,b,c, output reg f);
    always @ (*) begin
        f=c;
        if (a==1) f=b & c;
    end
endmodule
```




1) A simple 4-function ALU

```
module ALU_4bit (f, a, b, op);  
    input [1:0] op;    input [7:0] a, b;  
    output reg [7:0] f;  
parameter ADD = 2'b00, SUB = 2'b01, MUL = 2'b10,  
DIV = 2'b11;  
always @(*)  
begin  
    case (op)  
        ADD: f = a + b;  
        SUB: f = a - b;  
        MUL: f = a * b;  
        DIV: f = a / b;  
    endcase  
endmodule
```

op specifies 1 of 4 operations (ADD, SUB, MUL, DIV)

Priority encoder :-



module priority_encoder (in, code);

input [7:0] in;

output reg [2:0] code;

always @ (in)

begin

if (in[0]) code = 3'b000;

else if (in[1]) code = 3'b001;

{

else if (in[2]) code = 3'b010;

{

else if (in[3]) code = 3'b011;

{


endmodule

code = 3'bXXX;

- "in[0]" → highest priority
- for simultaneously active inputs, the first active input encountered will be enabled.

bed to 7 segment display :-

module bed-to-7seg (bed, seg);
 input [3:0] bed;
 output reg [6:0] seg;
 always @ (bed)



case
 0 : seg = 6'b0000001;
 1 : seg = 6'b1001111;
 2 : seg = 6'b0010010;
 3 : seg = 6'b0000110;
 4 : seg = 6'b0000100;
 5 : seg = 6'b0000110;
 default : seg = 6'b1111111;
 end case

endmodule.

for 0, []
 ↓
 g will not glows
 ↓
 g = 1
 seg(6'b0000001)

// A 2-bit comparator

module compare (A7, A0, B1, B0, lt, gt, eq);
 input A7, A0, B1, B0;
 output reg lt, gt, eq;
 always @ (A7, A0, B1, B0)

begin
 lt = ($\{A_7, A_0\} < \{B_1, B_0\}$);


gt = ($\{A_7, A_0\} > \{B_1, B_0\}$);

endmodule
 eq = ($\{A_7, A_0\} == \{B_1, B_0\}$);

Procedural Assignment statements

- These can be used to update variables of types "seg", "integer", "real" or "time".
- The value assigned to a variable remains unchanged until another procedural assignment statement assigns a new value to the variable.
(different from continuous assignments, using assign, that results in one expression on RHS to continuously drive the "net" type variable on the left.)

Procedural assignment statements



- procedural assignment statements can only appear within procedural blocks ("initial" or "always")

Blocking assignment -

Syntax -:

```
variable_name = [delay- or event- control]  
expression;
```

"=" operator is used to specify blocking assignment.

- These assignment statements are executed in one instance. They are specified in procedural block.
- They do not block execution of statements in other procedural blocks.
- Recommended style for modelling combinational logic.
- These assignments can also generate sequential elements during synthesis (e.g. incomplete specifications with "case")

example :-

```

module blocking-assign;
integer a,b,c,d;
always @(*)
repeat(4) // repeat
begin
#5 a=b+c;
#8 d=20-3;
#1 b=d+10;
#5 c=c+1;
end

```

```

initial begin
$monitor($time, "a=%d, b=%d, c=%d, d=%d",
a,b,c,d);
a=30; b=20; c=15; d=5;
#10 $finish;
end
endmodule

```

Non-blocking assignment :-

Syntax :- [variable-name] <= [delay-or-event-control] expression

- The assignment to the target gets scheduled for the end of the simulation cycle (at end of the procedural block)
- statements subsequent to the instruction under consideration are not blocked by no assign.
- allows concurrent procedural assignment.
- suitable for sequential logic.
- recommended for modelling sequential logic.

ex:-

```

integer a, b, c;
initial begin
a=10; b=20; c=15;
end
initial begin
a <= #5 b+c;
b <= #5 a+5;
c <= #5 a-b;
end

```

} at time 5
a = 35
b = 15
c = -10

} evaluated together,
assigned together
at time 5.

Sweeping values of two variables "a" and "b"

always @ (posedge clk)
 $a = b;$

always @ (posedge clk)
 $b = a;$

always @ (posedge clk)
 $a <= b;$

always @ (posedge clk)
 $b <= a;$

- either $a \geq b$ will execute before $b = a$, or viceversa, depending on simulator.
- Both registers will get same value (either "a" or "b") (Race condition)

→ variables are correctly swapped

→ all RHS variable are read first and assigned to LHS variable at positive edge clk

To swapping bleeting assign :-

always @ (posedge clk)
begin
 $a = b;$
 $b = a;$
end

always @ (posedge clk)
begin
 $ta = a;$
 $tb = b;$
 $a = tb;$
 $b = ta;$
end

- both a and b will be getting value previously stored in b.

→ Correct swapping but need two temporary variables

some rules to be followed :-

→ bleeting & non bleeting assignments are not mixed in same block,

→ timing synthesizer ignores the delay specified in a procedural assignment statement.


→ may lead to functional mismatch b/w design model and synthesized netlist

→ A variable can't appear as the target of bleeting and non bleeting

$x = x + 5;$

$x <= y;$

→ not permissible.



// 8-to-1 mux : behavioral description

module mux_8to1 (in, sel, out);
 input [7:0] in;
 input [2:0] sel;

output reg out;

always @ (*)

begin

case (sel)

3'b000 : out = in [0];

3'b001 : out = in [1];

1

3'b111 : out = in [7];


default : out = 1'bX;

end

endmodule

// up-down center (synthesis)

(deeler)



mode ↓

↑ up/down

mode = 1

mode = 0

module Center (mode, clr, d_in, ld, clk, count);

input mode, clr, ld, clk;

input [0:7] d_in;

output reg [0:7] count;

always @ (posedge clk)

if (ld) count <= d_in;

else if (clr) count <= 0;

else if (mode) count <= count + 1;

else count <= count - 1;

endmodule

(here no statements are not concurrent because of if else)

// Parameterized design : on Nbit Counter
↳ for generalize one design

module Counter (clear, clock, count);

parameter N = 7;

input clear, clock;

output reg [0:N] count;

always @ (posedge clock)

if (clear)

count <= 0;

else count <= count + 1;

endmodule.

→ parameter values are substituted before simulation
or synthesis.

// using more than one clk in a module

module multiple_clk (clk1, clk2, a, b, c, f1, f2);

input clk1, clk2, a, b, c;

output reg f1, f2;

always @ (posedge clk1)

f1 <= a & b;

always @ (posedge clk2)

f2 <= b & c;

endmodule

// more than one edge in a module

module multi-edge_elk (a, b, c, d, f, clk);

input clk; input [2:0] a, b, c, d;

output reg [2:0] f;

always @ (posedge clk)

c <= a + b;


always @ (posedge clk)

f <= c * d;

endmodule

Two operations
are carried out
every clock cycle.
→ c is assigned
at rising edge
→ f at falling edge

Ring Counter :-



0 0 0
1 0 0
0 1 0
0 0 1

// 8bit ring counter

module ringCounter (clk, init, count);

input clk, init;

output reg [7:0] count;

always @ (posedge clk)

begin if (init) count = 8'b10000000;

else begin

count <= count << 1;

count[0] = count[7];

end

end

endmodule

bleeding output

(Not correct
for functionality)

7 6 5 4 3 2 1 0
1 0 1 0 1 0 1 0

0 0 0 0 0 0 0 0 ← count = count << 1
0 0 0 0 0 0 0 0 ← count[0] = count[7]

using non bleeding assignment -

count <= count << 1;
count[0] <= count[7];

7 6 5 4 3 2 1 0
1 0 1 0 1 0 1 0
0 0 0 0 0 0 0 1

↓
both concurrently

wrong bleeding -

else
count = {count[6:0], count[7]};
end
endmodule

e.g:-

```

begin
a = #1'b;
c = #1'a;
end

```

→ here value of b will be assigned to c 10 time units after the block starts

$$c \leftarrow b$$

```

begin
a = #1'b;
c = #1'a;
end

```

→ a gets value of b after 10 time units

→ c gets value of a after 10 time units

$c \leftarrow a$

e.g:-


always @ (posedge clk)

```

begin
q1 = a;
q2 = q1;
end

```

blocking




always @ (posedge clk)

```

begin
q1 <= a;
q2 <= q1;
end

```

non-blocking



always @ (posedge clk)

$$q2 <= q1$$


always @ (posedge clk)

$$q1 <= a;$$

always @ (posedge clock)
 $q_1 = a;$


always @ (posedge clock)
 $q_2 = q_1;$

Due to always
blocks,
may well be
executed
concurrently.
clock



so q_2 can be previous value
of q_1 or value of a given to
 q_1 .

eg:- shift register



module shiftreg_4bit (clk, clear, A, E);

input clk, clear, A;

output reg E;

reg B, C, D;

always @ (posedge clk or negedge clear)

begin

if (!clear)

begin B=0; C=0; D=0; E=0;

end

else begin

E=D;

D=C;

C=B;

B=A;

end

endmodule

acting as
single ff.

B=A;
C=B;
D=C;
E=D;

A=X
B=C
C=D
D=E
E=A

→ using also blocking ~~stat~~ assignments, statement
can occur in any order.

Generate Blocks :-

- "generate" statements allow verilog code to be generated dynamically before the simulation or synthesis begins.
- very convenient to create parameterized module description.
- Example - N bit ripple carry adder for arbitrary value of N.
- requires one keyword "generate" and "endgenerate".
- Generate instances can be carried out for various verilog blocks :-
 - ↳ modules, user-defined primitives, gates, continuous assignments, "initial" and "always" blocks etc.
- Special "generator" variables :-
 - to declare variables used in generate
 - these variables don't exist during ^{block} simulation or synthesis.
 - value of "generator" defined only in
 - every generate level assigned a name.

Example - Module xor-bitwise (f, a, b);
parameter N=16;
input [N-1:0] a, b;
output [N-1:0] f;
endmodule
begin xorlp
xor xq (f[p], a[p], b[p]);
end
endgenerate

```

module generate_test;
    reg [15:0] x,y;
    wire [15:0] out;
    xor_bitwise u (.A(x), .B(y), .Out(out));
    initial begin
        $monitor ("%x : %b, %y : %b, out : %b",
                  x, y, out);
        x = 16'haaaa; y = 16'h00ff;
        #10 x = 16'h0f0f; y = 16'h3333;
        #20 $finish;
    end
endmodule

```

simulation results :-

```

x : 1010 - - - 10, y : 00 - - - 11, out : 10 - - 0
x : 00 - - - 11, y : 00 - - - 11, out : 00 - - 0

```

- The name "xorlp" was given to generate ~~lwp~~.
- The relative hierarchical names of the xor gates will be :

xorlp[0].x0, xorlp[1].x1, ..., xorlp[15].x15

Example :- Design of N-bit Ripple carry Adder
 // structural gate-level description of full Adder

module full_adder (a,b,c, sum, cout);

input a,b,c;

output sum, cout;

wire t1, t2, t3;

xor u1 (t1,a,b); u2 (sum,t1,c);

and u3 (t2,a,b); u4 (t3,t2,c);

or u5 (cout,t2,t3);

endmodule

```

module RCA (carry_out, sum, a, b, carry_in);
parameter N=8;
input [N-1:0] a, b;      input carry_in;
output [N-1:0] sum;     output carry_out;
wire [N:0] carry;      // carry[N] is carry_out

assign carry[0] = carry_in;
assign carry_out = carry[N];
genvar i;
generate for (i=0; i<N; i++)
begin :fa-loop
    wire s1, t2, t3;
    xor u1 (t1, a[i], b[i]), u2 (sum[i], t1, carry[i]);
    and u3 (t2, a[i], b[i]), u4 (t3, t1, carry[i]);
    or u5 (carry[i+1], t2, t3);
end
endgenerate
endmodule

```

→ instance names generated are -

fa-loop[0].u1, fa-loop[1].u1 etc

some of nets (wires) -

fa-loop[0].t1, fa-loop[1].t2 etc.

User defined primitives :-

- To define behaviour in terms of look-up tables.
- They can specify :
 - Truth Table for combinational functions
 - State Table for sequential functions.
 - Don't care, rising and falling edges, etc can be specified.

→ for combinational functions, truth table entries -

$\langle \text{input1} \rangle \langle \text{input2} \rangle \dots \langle \text{inputN} \rangle : \langle \text{output} \rangle;$

→ for sequential functions, state table entries are -

$\langle \text{input1} \rangle \langle \text{input2} \rangle \dots \langle \text{inputN} \rangle : \langle \text{present-state} \rangle :$

$\langle \text{next-state} \rangle;$

→ Input terminals to a VDPI can only be scalar variables and input entries in table must be in same order as the "input" terminal list.

→ only one scalar output terminal must be used

→ for combinational VDPI's, the output terminal is declared as "output".

→ for sequential VDPI's output terminal is declared as "reg".

→ for sequential VDPI's, the state can be initialized with an "initial" statement (optional).

→ VDPIs model functionality only (not timing or process technology)

→ A functional block can be modeled as VDPI only if it has exactly one output.

for more than one o/p → it has to be modeled as a module.

(as an alternative, multiple VDPIs can be used, one

→ inside simulator, a VDPI is typically implemented as per o/p)

→ look-up table in memory.

→ for unspecified case in table - o/p is set to "X".

example : // fulladder sum generation using vop

primitive vdp-sum (sum, a, b, c);

input a, b, c;

output sum;

table

// a b c & sumtable

0	0	0	:	0
0	0	1	:	1
0	1	0	:	1
0	1	1	:	0
1	0	0	:	1
1	0	1	:	0
1	1	0	:	0
1	1	1	:	1

endtable

endprimitive

→ we can specify don't care input combination

// fulladder carry generation

primitive vdp-carry (cout, a, b, c);

input a, b, c;

output cout;

table

// a b c cout

0	0	0	:	0
0	0	1	:	0
0	1	0	:	0
0	1	1	:	1
1	0	0	:	0
1	0	1	:	1
1	1	0	:	1
1	1	1	:	1

endtable

endprimitive

believe so it is to

table as

using don't care

// fulladder carry

// using don't care ("?")

primitive vdp-carry (cout, a, b, c);

input a, b, c;

output cout;

table

// a b c cout

0	0	?	:	0
0	0	0	:	0
0	1	0	:	1
1	0	0	:	0
1	0	1	:	1
1	1	0	:	1
1	1	1	:	1

endtable

end primitive

reducing the rows to

make design compact.

// instantiation of IP's

// full adder description

module full-adder (sum, cout, a, b, c);

input a, b, c;

output sum, cout;

endmodule

val-sum SUM (sum, a, b, c);

val-cy CARRY (cout, a, b, c);

endmodule

seq. chf example is

// D type @ level sensitive latch

primitive Dlatch (q, d, clk, clr);

input d, clk, clear;

output reg q;

initial

q=0; // external

table

// d clk clr q q-new

latch cleared → ? ? 1 : ? : 0;

latch reset → 0 1 0 : ? : 0;

latch set →

1 1 0 : ? : 1;

defining previous

s state → ? 0 0 : ? : -;

endtable

end primitive.

// A T flip-flop

primitive TFF (q, clk, clr); //

input clk, clr; // clock, clear

output reg q; // output

table

// (clk, clr) → q new

(0, 0) : 0 // ff cleared

(1, 0) : ? // ignore - edge
↓
means

1 to 0 in
clr (1, 0) : 1 : 0 // ff toggled - re
edge

(1, 0) : 0 : 1 // - do -

(in clk of (1, 0))
↓
means falling edge
end table // ignore positive edge of clk
end primitive counting

// constructing a 6 bit ripple counter using TFF -

module primitive ripple_counter (count, clk, clr);

input clk, clr; // clock, clear

output [5:0] count; //

TFF F0 (count[0], clk, clr); // initial

TFF F1 (count[1], count[0], clk); // initial

TFF F2 (count[2], count[1], clk); // initial

end primitive module //

// A negative edge sensitive JK flip-flop

primitive JKFF (J, K, CLR, CLK, D_r);

input S, R, CLK, CLR;

output reg Q;

Table

//	J	K	CLK	CLR	Q	Q-new	
?	?	?	?	1	: ? : 0 ;	0 ;	// clear
?	?	?	?	(10)	: ? : - ;	- ;	// no change
0	0	(10)	0	0	: ? : 0 ;	0 ;	// reset card^n
0	1	(10)	0	0	: ? : 1 ;	1 ;	// set card^n
1	0	(10)	0	0	: 0 : 1 ;	1 ;	// toggle card^n
1	1	(10)	0	0	: 1 : 0 ;	0 ;	// toggle card^n
1	1	(10)	0	0	: ? : - ;	- ;	// no change
?	?	(01)	0	0	: ? : - ;	- ;	

enableable
enable primitive

entered - start

for SRFF :-

//	S	R	CLK	CLR	Q	Q-new
1	1	(01)	0	0	: ? : X ;	

// invalid

card^n

below

from S, R → 1

other table rows same

as JK FF.

Some rules :-

→ "?" symbol can't be used in an O/P field.

→ "-" → no change in state value (previous value)

→ "r" indicating rising edge can be used instead of (01).

→ "f" indicating falling edge can be used instead of (10).

→ "*" indicates any value change in our signal.


Venilag Testbenches

Testbenches :- A venilag procedural block that executes only once

- ↳ used for simulation, (Not for synthesize) so use initial block mostly.
- Testbench generates clk, reset and required test vectors for a given DUT.
- it can monitor the DUT outputs.
- dump the values in a file from where waveforms can be viewed.

→ inputs and outputs of DUT need to be connected to the test bench.

can also use "always" block for generating some test inputs like a clk signal.



→ o/p of testbench connected to i/p of DUT.

and o/p of DUT is monitored using Test bench.

→ Stimulus are code written in HDL to test the design blocks.

module example

```

(A,B,C,D,E,F,Y);
input A,B,C,D,E,F;
output Y;
wire T1,T2,T3,Y;
nand #1 GL (#A,B);
  
```

module testbench;

reg A,B,C,D,E,F; wire Y;

example DUT(A,B,C,D,E,F);

initial \$monitor("

"A=%b,B=%b,C=%b,D=%b,E=%b,F=%b,Y=%b");

#5 A=1'; B=0'; C=0'; D=1'; E=0';

#5 A=0'; B=1'; C=0'; F=0';

end#5

\$finish;

endmodule

How to write :-

- ① Create a dummy template
 - ↳ Declare ips. to DUT as "reg" and
the outputs as "wire".

(bcoz we have to initialize the DUT ips. inside
procedural block (initial) where only "reg"
type variables can be assigned).

↳ instantiate the DUT

②. initialization and monitoring.

→ assign some known values to DUT ips.

→ monitor the DUT output for functional
verification.

Simulator Directives :- \$display, \$monitor, \$finish,
\$dumpfile, \$dumpsvars

→ \$display ("<format>", expr1, expr2 ---);

→ print no immediate values of text or variables
written for every line printed.
→ additional format specifiers are supported like
"b" (binary), "h" (hexadecimal) etc.

→ \$monitor ("<format>", var1, var2, ---);

→ Even not print immediately.
→ print when any variable changes

→ \$monitor ("r.d %b %h", a, b, c);
reg a;
integer b;
reg [7:0] c;

\$monitor ("%d %b %h", \$time, a, b);

(.vcd file)
(value change dump)

(simulation time)

\$dumpfile (<filename>);

→ specifies the file that will be
\$dumpoff ; → to stop used for storing the values

\$dumpon ; → dumping of selected variables so they
variables can be visualized later.

→ \$dumpvars (level, list of variables - or - module)

if level=0, dumping will be done at module level.
if level=1, only listed variables will be dumped.

\$dumpvars (0, module1, module2);

\$dumpvars (1, a, b, c, d);

→ \$dumpall; → current values of all variables will be written to file.

→ \$dumpLimit (filesize);
↳ used to set the max size of .vcd file.

(--> Erste, Erste "start") vcdfile
ex: 7bit binary up counter

Code: module Counter (clear, clock, Count);

parameters n=7;

input clear, clock;

(--> Erste outputreg [0:n] Count) notman p

always @ (posedge clock)

if (clear)

Count <= 0;

else Count = Count + 1;

endmodule

Testbenach:

module Testbench - Counter; notman p

reg clk, clear;

wire [7:0] out;

Counter CNT (clk, clear, out);

initial clk = 1'b0;

always clk = ~clk;

initial begin

clr = 1'b1;

t = 15 ns #

1000 ns end