1.	How many flip-flops are required to make a MOD-32 binary counter?						
	<u>A.</u>	3	<u>B.</u>	45			
	<u>C.</u>	5	<u>D.</u>	6			
	Answ	er: Option C					
2.		four cascaded counters with a total of 16 bits lus of 50,000?	, how	many states must be deleted to achieve a			
	<u>A.</u>	50,000	<u>B.</u>	65,536			
	<u>C.</u>	25,536	<u>D.</u>	15,536			
	Answ	er: Option D					
3.	A MC	DD-16 ripple counter is holding the count 1001	12. Wh	at will the count be after 31 clock pulses?			
	<u>A.</u>	$1000_{2}$	<u>B.</u>	10102			
	<u>C.</u>	10112	<u>D.</u>	1101 <sub>2</sub>			
	Answ	er: Option A					
4.	The te	erminal count of a modulus-11 binary counter	is	·			
	<u>A.</u>	1010	<u>B.</u>	1000			
	<u>C.</u>	1001	<u>D.</u>	1100			
	Answ	er: Option A					
_							

List which pins need to be connected together on a 7493 to make a MOD-12 counter.

- A. 12 to 1, 11 to 3, 9 to 2
- B. 12 to 1, 11 to 3, 12 to 2
- C. 12 to 1, 11 to 3, 8 to 2
- D. 12 to 1, 11 to 3, 1 to 2

- 6. How can a digital one-shot be implemented using HDL?
  - A. By using a resistor and a capacitor
  - B. By applying the concept of a counter
  - <u>C.</u> By using a library function
  - D. By applying a level trigger

**Answer: Option B** 

- 7. Integrated-circuit counter chips are used in numerous applications including:
  - A. timing operations, counting operations, sequencing, and frequency multiplication
  - **B.** timing operations, counting operations, sequencing, and frequency division
  - C. timing operations, decoding operations, sequencing, and frequency multiplication
  - D. data generation, counting operations, sequencing, and frequency multiplication

**Answer: Option B** 

8. Synchronous construction reduces the delay time of a counter to the delay of:

- A. all flip-flops and gates
- B. all flip-flops and gates after a 3 count
- <u>C.</u> a single gate
- D. a single flip-flop and a gate

- 9. Synchronous counters eliminate the delay problems encountered with asynchronous counters because the:
  - A. input clock pulses are applied only to the first and last stages
  - B. input clock pulses are applied only to the last stage
  - C. input clock pulses are not used to activate any of the counter stages
  - D. input clock pulses are applied simultaneously to each stage

**Answer: Option D** 

10. What is the difference between combinational logic and sequential logic?

- A. Combinational circuits are not triggered by timing pulses, sequential circuits are triggered by timing pulses.
- **B.** Combinational and sequential circuits are both triggered by timing pulses.
- <u>C.</u> Neither circuit is triggered by timing pulses.

**Answer: Option A** 


11.


What is the difference between a 7490 and a 7492?

- A. 7490 is a MOD-12, 7492 is a MOD-10
- <u>B.</u> 7490 is a MOD-12, 7492 is a MOD-16
- <u>C.</u> 7490 is a MOD-16, 7492 is a MOD-10
- <u>D.</u> 7490 is a MOD-10, 7492 is a MOD-12

12.

What type of register is shown below?





- A. Parallel in/parallel out register
- B. Serial in/parallel out register
- C. Serial/parallel-in parallel-out register
- D. Parallel-access shift register

- 1	<b>つ</b>
	4

When two counters are cascaded, the overall MOD number is equal to the \_\_\_\_\_\_ of their individual MOD numbers.

A. product

B. sum

C. log

D. reciprocal

#### **Answer: Option A**

#### 14.

A MOD-12 and a MOD-10 counter are cascaded. Determine the output frequency if the input clock frequency is 60 MHz.

- A. 500 kHz
- B. 1,500 kHz
- <u>C.</u> 6 MHz
- <u>D.</u> 5 MHz

# **Answer: Option A**

# 15.

Which segments of a seven-segment display would be required to be active to display the decimal digit 2?

- $\underline{\mathbf{A}}$ . a, b, d, e, and g
- $\underline{\mathbf{B}}$ . a, b, c, d, and g
- $\underline{\mathbf{C}}$ . a, c, d, f, and g
- $\underline{\mathbf{D}}$ . a, b, c, d, e, and f

# **Answer: Option A**

16.


How many AND gates would be required to completely decode ALL the states of a MOD-64 counter, and how many inputs must each AND gate have?

- A. 128 gates, 6 inputs to each gate
- B. 64 gates, 5 inputs to each gate
- C. 64 gates, 6 inputs to each gate
- D. 128 gates, 5 inputs to each gate

# **Answer: Option C**

17.

What decimal value is required to produce an output at "X"?



- <u>A.</u> 1
- **B**. 1 or 4
- <u>C.</u> 2
- <u>D.</u> 5

# **Answer: Option D**

18.


A BCD counter is a \_\_\_\_\_.

A. binary counter

- B. full-modulus counter
- C. decade counter
- D. divide-by-10 counter

19.

The circuit given below has no output on  $Q_1$  when examined with an oscilloscope. All J-K inputs are HIGH, the CLK signal is present, and the  $Q_0$  is toggling. The C input of FF<sub>1</sub> is a constant LOW. What could be causing the problem?



- A. The  $Q_0$  output should be connected to the J input of FF<sub>1</sub>.
- $\underline{\mathbf{B}}$ . The output of FF<sub>0</sub> may be shorted to ground.
- $\underline{\mathbb{C}}$ . The input of FF<sub>1</sub> may be shorted to ground.
- $\underline{\mathbf{D}}$ . Either the output of FF<sub>0</sub> or the input of FF<sub>1</sub> may be shorted to ground.

	Answ	er: Option D		
20.		many flip-flops are required to construct a dec	ade co	ounter?
		. , , , , , , , , , , , , , , , , , , ,		
	<u>A.</u>	10	<u>B.</u>	8
	<u>C.</u>	5	<u>D.</u>	4
	Answ	er: Option D		
21.	The te	erminal count of a typical modulus 10 hinary of	ounta	rio
	THE	erminal count of a typical modulus-10 binary c	ounte	1 15
	<u>A.</u>	0000	<u>B.</u>	1010
	<u>C.</u>	1001	<u>D.</u>	1111
	Answ	er: Option C		
22.				
	A seve	en-segment, common-anode LED display is de	esigne	d for:
	<u>A.</u>	all cathodes to be wired together		
	<u>B.</u>	one common LED		
	<u>C.</u>	a HIGH to turn off each segment		
	<u>D.</u>	disorientation of segment modules		
	Answ	er: Option C		
23.		erate correctly, starting a ring counter requires	:	
	<u>A.</u>	clearing one flip-flop and presetting all the o	thers.	
	<u>B.</u>	clearing all the flip-flops.		


	<u>C.</u>	presetting one flip-flop and clearing all the others.
	<u>D.</u>	presetting all the flip-flops.
	Answ	er: Option C
	The pa	rocess of designing a synchronous counter that will count in a nonbinary manner is primarily on:
	<u>A.</u>	external logic circuits that decode the various states of the counter to apply the correct logic levels to the $J$ - $K$ inputs
	<u>B.</u>	modifying BCD counters to change states on every second input clock pulse
	<u>C.</u>	modifying asynchronous counters to change states on every second input clock pulse
	<u>D.</u>	elimination of the counter stages and the addition of combinational logic circuits to produce the desired counts
	Answ	er: Option A
25.	Select	the response that best describes the use of the Master Reset on typical 4-bit binary counters.
	<u>A.</u>	When $MR_1$ and $MR_2$ are both HIGH, all $Q$ s will be reset to zero.
	<u>B.</u>	When $MR_1$ and $MR_2$ are both HIGH, all $Q$ s will be reset to one.
	<u>C.</u>	$MR_1$ and $MR_2$ are provided to synchronously reset all four flip-flops.
	<u>D.</u>	To enable the count mode, $MR_1$ and $MR_2$ must be held LOW.
	Answ	er: Option A
26.	For a	multistage counter to be truly synchronous, the of each stage must be connected to
		·

	<u>B.</u>	CE, the same clock input line						
	<u>C.</u>	PL, the terminal count output						
	<u>D.</u>	RC, both clock input lines						
	Answe	er: Option A						
27.		of the following is an invalid output state for	an 84	421 BCD counter?				
	<u>A.</u>	1110	<u>B.</u>	0000				
	<u>C.</u>	0010	<u>D.</u>	0001				
	Answe	er: Option A						
28.		nany different states does a 3-bit asynchronou	ıs cou	nter have?				
	<u>A.</u>	2	<u>B.</u>	4				
	<u>C.</u>	8	<u>D.</u>	16				
	Answo	er: Option C						
29.	A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay $(t_{p(tot)})$ is							
	<u>A.</u>	12 ms						
	<u>B.</u>	24 ns						
	<u>C.</u>	48 ns						
	<u>D.</u>	60 ns						
29.	C.  Answer  A.  C.  Answer  A 5-bit delay.  A.  B.  C.	onany different states does a 3-bit asynchronout  and the states does a	D.  B. D.	0001  nter have?  4 16				

 $\underline{\mathbf{A}}$   $C_p$ , the same clock input line

30.

A four-channel scope is used to check the counter in the figure given below. Are the displayed waveforms correct?



**Answer: Option B** 

31.

Which of the following procedures could be used to check the parallel loading feature of a counter?

- A. Preset the LOAD inputs, set the CLR to its active level, and check to see that the Q outputs match the values preset into the LOAD inputs.
- B. Apply LOWs to the parallel DATA inputs, pulse the CLK input, and check for LOWs on all the Q outputs.
- <u>C.</u> Apply HIGHs to all the DATA inputs, pulse the *CLK* and *CLR* inputs, and check to be sure that the *Q* outputs are all LOW.
- $\underline{\mathbf{D}}$ . Apply HIGHs to all the Q terminals, pulse the CLK, and check to see if the DATA terminals now match the Q outputs.

# **Answer: Option B** 32. One of the major drawbacks to the use of asynchronous counters is: <u>A.</u> low-frequency applications are limited because of internal propagation delays high-frequency applications are limited because of internal propagation delays <u>B.</u> asynchronous counters do not have major drawbacks and are suitable for use in high- and <u>C.</u> low-frequency counting applications asynchronous counters do not have propagation delays and this limits their use in high-<u>D.</u> frequency applications **Answer: Option B** 33. Once an up-/down-counter begins its count sequence, it cannot be reversed. True False <u>A.</u> B. **Answer: Option B** 34. Three cascaded modulus-5 counters have an overall modulus of . . 5 25 <u>A.</u> В. <u>C.</u> 125 D. 500 **Answer: Option C** 35. An asynchronous 4-bit binary down counter changes from count 2 to count 3. How many transitional states are required? None <u>B.</u> One

<u>A.</u>

	<u>C.</u>	Two	<u>D.</u>	Fifteen
	Answe	r: Option D		
36.	The fin	nal output of a modulus-8 counter occurs one	time f	or every
	<u>A.</u>	8 clock pulses		
	<u>B.</u>	16 clock pulses		
	<u>C.</u>	24 clock pulses		
	<u>D.</u>	32 clock pulses		
	Answe	er: Option A		
		up/down binary counter is in the DOWN mor go on the next clock pulse?	ode and	d in the 1100 state. To what state does the
	<u>A.</u>	1101	<u>B.</u>	1011
	<u>C.</u>	1111	<u>D.</u>	0000
	Answe	er: Option B		
		ripple counter consists of flip-flops, which ea of 15 ns. For the counter to recycle from 1111		
	<u>A.</u>	15 ns		
	<u>B.</u>	30 ns		
	<u>C.</u>	45 ns		
	<u>D.</u>	60 ns		


39.								
	The terminal count of a 3-bit binary counter in the DOWN mode is							
	<u>A.</u>	000	<u>B.</u>	111				
	<u>C.</u>	101	<u>D.</u>	010				
	Answ	er: Option A						
40.		exadecimal equivalent of 15,536 is						
	1110 11							
	<u>A.</u>	3CB0	<u>B.</u>	3C66				
	<u>C.</u>	63C0	<u>D.</u>	6300				
	Answ	er: Option A						
41.		HDL ring counter, many invalid states are inc	luded	in the programming by:				
	<u>A.</u>	using a case statement.						
	<u>B.</u>	using an elsif statement.						
	<u>C.</u>	including them under others.						
	<u>D.</u>	the ser_in line.						
	Answ	er: Option C						
42.	In a V	HDL retriggerable edge-triggered one-shot, vs?	vhich	condition will not exist when a clock edge				

A trigger edge has occurred and we must load the counter.

**Answer: Option D** 

- B. The counter is zero and we need to keep it at zero.
- <u>C.</u> The shift register is reset.
- <u>D.</u> The counter is not zero and we need to count down by one.

43. What function does the CTR DIV 8 circuit given below perform?



- A. It divides the clock frequency down to match the frequency of the serial data in.
- B. The divide-by-8 counter is triggered by the control flip-flop and clock, which then allows the data output register to begin storing the input data. Once all eight data bits are stored in the data output register, the data output register and the divide-by-8 counter trigger the one-shot. The one-shot then begins the process all over again.
- C. The divide-by-8 counter is used to verify that the parity bit is attached to the input data string.
- <u>D.</u> It keeps track of the eight data bits, triggering the transfer of the data through the output register and the one-shot, which then resets the control flip-flop and divide-by-8 counter.

#### **Answer: Option D**

44. Synchronous (parallel) counters eliminate the delay problems encountered with asynchronous (ripple)

#### counters because the:

- A. input clock pulses are applied only to the first and last stages.
- B. input clock pulses are applied only to the last stage.
- <u>C.</u> input clock pulses are applied simultaneously to each stage.
- <u>D</u>. input clock pulses are not used to activate any of the counter stages.

#### **Answer: Option C**

45.

List the state of each output pin of a 7447 if RBI = 0, LT = 1,  $A_0 = 1$ ,  $A_1 = 0$ ,  $A_2 = 0$ , and  $A_3 = 1$ .

A. 
$$RBO = 0$$
,  $a = 0$ ,  $b = 0$ ,  $c = 0$ ,  $d = 1$ ,  $e = 1$ ,  $f = 0$ ,  $g = 0$ 

B. 
$$RBO = 1$$
,  $a = 0$ ,  $b = 0$ ,  $c = 0$ ,  $d = 1$ ,  $e = 1$ ,  $f = 0$ ,  $g = 0$ 


C. 
$$RBO = 0$$
,  $a = 0$ ,  $b = 0$ ,  $c = 0$ ,  $d = 0$ ,  $e = 1$ ,  $f = 0$ ,  $g = 0$ 

D. 
$$RBO = 1$$
,  $a = 0$ ,  $b = 0$ ,  $c = 0$ ,  $d = 0$ ,  $e = 1$ ,  $f = 0$ ,  $g = 0$ 

# **Answer: Option A**

46.


Referring to the given figure, what causes the Control FF to reset after D7?




- A. Once the data cycle is initiated by the Start bit, the one-shot produces an output pulse equal to the duration of the eight data bits. Once the eight data bits have been transferred to the data input register, the falling edge of the one-shot pulse resets the Control FF to start the sequence all over again.
- B. After counting the eight data bits, the divide-by-8 counter produces an output on its active-LOW CLR line to reset the Control FF.
- After counting eight clock pulses equivalent to eight data periods, the terminal count of the divide-by-8 counter and the clock trigger the one-shot, which in turn resets the Control FF and divide-by-8 circuits to begin the sequence all over again. Simultaneously the data is transferred through the output register.
- D. When the data output register is full, it produces an output on its *C* terminal that triggers the one-shot, which in turn resets the Control FF.


47.

What function will the counter shown below be performing during period "B" on the timing diagram?





	<u>A.</u>	Counting up					
	<u>B.</u>	Counting down					
	<u>C.</u>	Inhibited					
	<u>D.</u>	Loading					
	Answe	er: Option A					
48.	Three	cascaded decade counters will divide the inpu	ıt freq	uency by			
	<u>A.</u>	10	<u>B.</u>	20			
	<u>C.</u>	100	<u>D.</u>	1,000			
	Answe	er: Option D					
49.	A cour	nter with a modulus of 16 acts as a					
	<u>A.</u>	divide-by-8 counter					
	<u>B.</u>	divide-by-16 counter					
	<u>C.</u>	divide-by-32 counter					
	<u>D.</u>	divide-by-64 counter					
	Answe	er: Option B					
50.	0.  How many data bits can be stored in the register shown below?						



<u>A.</u> 5

<u>B.</u> 32

<u>C.</u> 31

<u>D.</u> 4

# **Answer: Option A**

51.

What is the difference between a 7490 and a 7493?

- A. 7490 is a MOD-10, 7493 is a MOD-16
- B. 7490 is a MOD-16, 7493 is a MOD-10
- <u>C.</u> 7490 is a MOD-12, 7493 is a MOD-16
- D. 7490 is a MOD-10, 7493 is a MOD-12

**Answer: Option A** 

52.


A ripple counter's speed is limited by the propagation delay of:

- A. each flip-flop
- B. all flip-flops and gates
- <u>C.</u> the flip-flops only with gates
- D. only circuit gates

**Answer: Option A** 

53.

Referring to the given figure, at which point is the serial data transferred to the parallel output?



<u>A.</u> W

<u>B.</u> X

<u>C.</u> Y

<u>D.</u> Z

**Answer: Option D** 

54.		A 4-bi	t counter has a	maximum modulus of _		<del>.</del>
		<u>A.</u>	3		<u>B.</u>	6
		<u>C.</u>	8		<u>D.</u>	16
		Answe	er: Option D			
55.	Which	of the f	ollowing staten	nents best describes the	operati	tion of a synchronous up-/down-counter?
	<u>A.</u>	The c	counter can cou	nt in either direction, bu	ut must	t continue in that direction once started.
	<u>B.</u>	The c	counter can be r	eversed, but must be re	set befo	fore counting in the other direction.
	<u>C.</u>	In ge	neral, the count	er can be reversed at ar	ny point	nt in its counting sequence.
	<u>D.</u>		count sequence ter to zero.	cannot be reversed, onc	ce it has	as begun, without first resetting the
	Answer	r: Opti	on C			
56.	The par	allel ou	utputs of a coun	ter circuit represent the	:	
	<u>A.</u>	paral	lel data word			
	<u>B.</u>	clock	frequency			
	<u>C.</u>	coun	ter modulus			
	<u>D.</u>	clock	count			
	Answei	r: Opti	on D			
57.	Any div		<i>z-N</i> counter can	be formed by using ext	ernal ga	gating to at a predetermined

B. reset

D. preset

**Answer: Option B** 

58.

A MOD-16 synchronous counter has inputs labeled  $\overline{R}_O$ ,  $\overline{C}_{PO}$ ,  $2^0$ ,  $2^1$ ,  $2^2$  and  $2^3$ . These inputs would most probably be used to:

- A. reset the counter to 0000 at the end of each count cycle
- <u>B.</u> preset the counter to a value determined by the  $\bar{c}_{PO}$  2<sup>3</sup> inputs any time the  $\bar{R}_o$  is active-HIGH
- C. preset the counter to a value determined by the  $\bar{c}_{PO}$  2<sup>3</sup> inputs any time the  $\bar{R}_o$  is active-LOW
- $\underline{D}$ . reset the counter to 0000 any time  $\overline{C}_{PO}$  2<sup>3</sup> is active-HIGH and  $\overline{R}_o$  is active-LOW

**Answer: Option D** 

59.

How many natural states will there be in a 4-bit ripple counter?

<u>A.</u> 4

<u>B.</u> 8

<u>C.</u> 16

<u>D.</u> 32

**Answer: Option C** 

60.

List which pins need to be connected together on a 7492 to make a MOD-12 counter.

<u>A.</u> 1 to 12, 11 to 6, 9 to 7

B. 1 to 12, 12 to 6, 11 to 7

	<u>C.</u>	1 to 12, 9 to 6, 8 to 7
	<u>D.</u>	1 to 12
	Answ	er: Option D
61.	A pr outp	inciple regarding most display decoders is that when the correct input is present, the related ut will switch:
	<u>A.</u>	HIGH
	<u>B.</u>	to high impedance
	<u>C.</u>	to an open
	<u>D.</u>	LOW
	Ans	wer: Option D
62.	A modi	ulus-10 counter must have
	<u>A.</u>	10 flip-flops
	<u>B.</u>	flip-flops
	<u>C.</u>	2 flip-flops
	<u>D.</u>	synchronous clocking
A	Answe	r: Option B
		ne-shot application, how can HDL code be used to make a circuit respond once to each positive on on its trigger input?
	<u>A.</u>	By using a counter
	<u>B.</u>	By using an active clock

	<u>C.</u>	By using an immediate reload			
	<u>D.</u>	By using edge trapping			
	Answo	er: Option D			
54.					
	Which	is not an example of a truncated modulus?			
	<u>A.</u>	8	<u>B.</u>	9	
	<u>C.</u>	11	<u>D.</u>	15	
	Answe	er: Option A			
65.					
	Four c	ascaded modulus-10 counters have an overall	l modu	llus of	
	<u>A.</u>	10	<u>B.</u>	100	
	<u>C.</u>	1,000	<u>D.</u>	10,000	
	Answe	er: Option D			
66.					
	What i	is the maximum delay that can occur if four flip-flop has propagation delays of $t_{PHL} = 22$ ns			
	<u>A.</u>	15 ns			
	<u>B.</u>	22 ns			
	<u>C.</u>	60 ns			
	<u>D.</u>	88 ns			
	Answe	er: Option D			
5 <b>7</b> .					
	Which of the following statements are true?				

- A. Asynchronous events do not occur at the same time.
- B. Asynchronous events are controlled by a clock.
- C. Synchronous events do not need a clock to control them.
- D. Only asynchronous events need a control clock.

68.

Which segments (by letter) of a seven-segment display need to be active in order to display a digit 6?

- $\underline{\mathbf{A}}$ . b, c, d, e, f, and g
- $\underline{\mathbf{B}}$ . a, c, d, e, f, and g
- $\underline{\mathbf{C}}$ . a, b, c, d, and f
- $\underline{\mathbf{D}}$ . b, c, d, e, and f

**Answer: Option B** 

69.

Which of the following groups of logic devices would be the minimum required for a MOD-64 synchronous counter?


- A. Five flip-flops, three AND gates
- <u>B.</u> Seven flip-flops, five AND gates
- C. Four flip-flops, ten AND gates
- D. Six flip-flops, four AND gates

**Answer: Option D** 

70.

The circuit given below fails to produce data output. The individual flip-flops are checked with a logic

probe and pulser, and each checks OK. What could be causing the problem?



- A. The data output line may be grounded.
- <u>B.</u> One of the clock input lines may be open.
- C. One of the interconnect lines between two stages may have a solder bridge to ground.
- $\underline{\mathbf{D}}$ . One of the flip-flops may have a solder bridge between its input and  $V_{\rm cc}$ .

# **Answer: Option B**

71.

A 22-MHz clock signal is put into a MOD-16 counter. What is the frequency of the *Q*output of each stage of the counter?

A. 
$$Q_1 = 22 \text{ MHz}, Q_2 = 11 \text{ MHz}, Q_3 = 5.5 \text{ MHz}, Q_4 = 2.75 \text{ MHz}$$

B. 
$$Q_1 = 11 \text{ MHz}, Q_2 = 5.5 \text{ MHz}, Q_3 = 2.75 \text{ MHz}, Q_4 = 1.375 \text{ MHz}$$

$$Q_1 = 11 \text{ MHz}, Q_2 = 11 \text{ MHz}, Q_3 = 11 \text{ MHz}, Q_4 = 11 \text{ MHz}$$

D. 
$$Q_1 = 22 \text{ MHz}, Q_2 = 22 \text{ MHz}, Q_3 = 22 \text{ MHz}, Q_4 = 22 \text{ MHz}$$


72.


The designation UP/DOWN means that the \_\_\_\_\_.

- A. up count is active-HIGH, the down count is active-LOW
- B. up count is active-LOW, the down count is active-HIGH
- C. up and down counts are both active-LOW
- D. up and down counts are both active-HIGH

**Answer: Option A** 

73. What type of device is shown below?





INPUTS						OUTPUTS							
CLEAR	MODE		CLK	SERIAL		PARALLEL				QA	QB	QC	OD
	S1	S2	CLK	LEFT	RIGHT	DO	D1	D2	D3	QA	QB	QC	QD
L	×	Х	×	×	×		X	X	Х	L	L	L	L
н	×	х	L	×	×	х	X	X	Х	QA0	QB0	QC0	QD0
н	н	н	$\uparrow$	×	×	а	b	С	d	а	ь	C	d
н	L	н	1	×	н	х	X	Х	X	н	QAn	QBn	QCn
н	L	н	1	×	L	X	х	X	х	L	QAn	QBn	QCn
н	н	L	$\uparrow$	н	×	х	X	Х	X	QBn	QCn	QDn	н
н	н	L	$\uparrow$	L	×	х	X	X	X	QBn	QCn	QDn	L
н	L	L	×	×	X	×	×	X	×	QA0	QB0	QC0	QD0

- A. 4-bit bidirectional universal shift register
- B. Parallel in/parallel out shift register with bidirectional data flow
- C. 2-way parallel in/serial out bidirectional register
- <u>D.</u> 2-bit serial in/4-bit parallel out bidirectional shift register

74.

Why can a synchronous counter operate at a higher frequency than a ripple counter?

- A. The flip-flops change one after the other.
- B. The flip-flops change at the same time.
- C. A synchronous counter cannot operate at higher frequencies.
- D. A ripple counter is faster.

**Answer: Option B** 

75.

A multiplexed display being driven by a logic circuit:

- A. accepts data inputs from one line and passes this data to multiple output lines
- B. accepts data inputs from several lines and allows one of them at a time to pass to the output
- C. accepts data inputs from multiple lines and passes this data to multiple output lines
- D. accepts data inputs from several lines and multiplexes this input data to four BCD lines

**Answer: Option B** 

76.

What is meant by parallel load of a counter?

- A. Each FF is loaded with data on a separate clock.
- B. The counter is cleared.
- C. All FFs are preset with data.

**Answer: Option C** 

77.

Which of the following is an example of a counter with a truncated modulus?

<u>A.</u>	_ 8	<u>B.</u>	13
<u>C.</u>	_ 16	<u>D.</u>	32
Ans	swer: Option B		
78.			
Wh	ich of the following is a type of shift register co	ounter	?
<u>A</u> .	Decade	<u>B.</u>	Binary
<u>C.</u>	Ring	<u>D.</u>	BCD
Ans	swer: Option C		
79. MO	DD-6 and MOD-12 counters and multiples are m	ost co	ommonly used as:
<u>A</u> .	frequency counters		
<u>B.</u>	multiplexed displays		
<u>C.</u>	digital clocks		
<u>D</u> .	power consumption meters		
Ans	swer: Option C		
80. Wh	nich of the following is an invalid state in an 842	21 BC	D counter?
<u>A.</u>	0011	<u>B.</u>	1001
<u>C.</u>	1000	<u>D.</u>	1100
Ans	swer: Option D		
81.			
Afte	er 10 clock cycles, and assuming that the DATA	input	had returned to 0 following the storage

sequence, what values would be stored in Q4, Q3, Q2, Q1, Q0 of the register in Figure 7-5?								
	<u>A.</u>	0,1,0,1,1	<u>B.</u>	1,1,0,1,0				
	<u>C.</u>	1,0,1,0,1	<u>D.</u>	0,0,0,0,0				
	Answ	er: Option D						
82. How many different states does a 2-bit asynchronous counter have?								
	<u>A.</u>	1	<u>B.</u>	2				
	<u>C.</u>	4	<u>D.</u>	8				
	Answer: Option C							
A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is  A. 10 kHz  B. 20 kHz  C. 30 kHz  D. 60 kHz  Answer: Option C								