

## **HARDWARE MODELING USING VERILOG**

**PROF. INDRANIL SENGUPTA  
-IIT KHARAGPUR**

**by**

**Prof. Indranil Sengupta**

Department of Computer Science and Engineering  
Indian Institute of Technology Kharagpur

S	M	T	W	T	F	S
1	2	3	4			
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 23

NPTEL

Aarti.yagi\_Verilog\_2023

June  
Friday  
2020

05

157-209

## HARDWARE MODELING USING VERILOG [IIIK]

### ① VLSI DESIGN FLOW

- Standardized design procedure
- Starting from the design idea down to the actual implementation.
- Encompasses many steps:
- Specification
- Synthesis
- Simulation
- Layout
- Testability analysis
- and many more
- Need to use Computer Aided Design (CAD) tools.
- Based on Hardware Description language (HDL)
- HDL's provide formats for representing the output of various design step.
- A CAD tool transforms its HDL input into a HDL output that contains more detailed information about the hardware.
- behavioral level to register transfer level
- Register transfer level to gate level
- Gate level to transistor level
- Transistor level to the layout level.

### ② Two Competing HDL's :-

- ① VERILOG
- ② VHDL

06

June  
Saturday  
2020


1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

Week 23

158-208

- designs are created typically using HDLs, which get transformed from one level of abstraction to the next as the design flow progresses

### ① Simplistic View of DESIGN Flow :-



### ② STEP IN THE DESIGN Flow

- BEHAVIORAL DESIGN
- Specify the functionality of the design in terms of its behavior.

- 07 Sunday - Various ways of specifying:
- Boolean expression or truth table
  - finite-state machine behaviour (e.g.: State diagram or table)
  - in the form of high-level algorithm
- need to be synthesized into more detailed specifications for hardware realization.

2020						
S	M	T	W	T	F	S
1	2	3	4			
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 24

June  
Monday  
2020

08

160-206

### ① DATA PATH DESIGN :-

- Generate a netlist of register transfer level Components like registers, adders, multipliers, multiplexers, decoders etc.
- A netlist is a directed graph, where the vertices indicates Components, and the edges indicates interconnections.
- A netlist Specification is also referred to as Structural design.
- Systematically transform from one level to the next.

### ② LOGIC DESIGN :-

- generate a netlist of gates / flip-flops or standard cells.
- A Standard cell is a predesigned circuit module (like gate, flip-flops, multiplexers, etc) at the layout level.
- Various logic optimization techniques are used to obtain a cost effective design.
- There may be conflicting requirements during optimization:
  - minimum number of gates.
  - minimum num of gate levels (i.e delay)
  - minimum signal transition activities (ie. dynamic power)

Notes

### ③ PHYSICAL DESIGN AND MANUFACTURING

- Generate the final layout that can be sent for fabrication.

09

June  
Tuesday  
2020

161-205

Week 24

1	2	3	4	5
7	8	9	10	11
14	15	16	17	18
21	22	23	24	25
28	29	30		

## OTHER STEP IN THE DESIGN FLOW

- Simulation for verification
  - At various level: logic level, switch level, circuit level.
- FORMAL VERIFICATION
  - used to verify the design through formal techniques
- TESTABILITY analysis and TEST PATTERN GENERATION
  - required for testing the manufactured device.

## Lecture ② DESIGN REPRESENTATION

- A design can be represented at various levels from three different point of view:
  - ① Behavioral
  - ② Structural
  - ③ Physical
- Can be conveniently expressed by Y-diagram.  
 $\therefore$  Y diagram means it has shape Y.

Behavioral  
Domain

Programs  
Specifications  
Truth Table

PHYSICAL  
Domain

Structural  
Domain

GATES  
Address  
Registers

Transistors / Layout  
Cells  
chips / Boards

Notes

2020						
JULY	S	M	T	W	F	S
1	2	3	4			
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

June  
Wednesday  
2020

10

Week 24

162-204


### ④ BEHAVIORAL REPRESENTATION

- Specifies how a particular design should respond to a given set of inputs.
- may be specified by :-
  - Boolean equation
  - Tables of Input and output values
  - Algorithms written in standard HLL like C
  - Algorithms written in special HDL like verilog or VHDL.

eg:-

Full adder :-

- two operational input A and B
- a carry input C
- a carry output  $C_y$
- a sum output S



expression in terms of Boolean expression;

$$S = A \cdot B' \cdot C' + A' \cdot B' \cdot C + A' \cdot B \cdot C' + A \cdot B \cdot C$$

$$S = A \oplus B \oplus C$$

$$C_y = AB + AC + BC$$

### ④ Expression in Verilog in terms of Boolean expression

→ module <sup>name module</sup> FullAdder ( $S, C_y, A, B, C$ );

    input A, B, C;     ↑ Parameters

    output S, C\_y;

    assign S = A  $\oplus$  B  $\oplus$  C;

    assign C\_y = (A  $\delta$  B) | (B  $\delta$  C) | (C  $\delta$  A);

endmodule

This is  
like the  
function  
in C.  
Notes

JULY

AUGUST

S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

Week 24

11

June  
Thursday  
2020

163-203

① Express in Verilog in terms of Truth table (Only  
 $c_y$  is shown) i.e.  $c_y \rightarrow$  carry

Keyword ↓      name ↓      Parameters ↓  
Primitives      Carry ( $c_y, A, B, C$ );  
Input  $A, B, C$ ;  
Output  $c_y$ ;

table	A	B	C	:	$c_y$
1	1	1	?	:	1
1	?	1	1	:	1
?	1	1	1	:	1
0	0	?	1	:	0
0	?	0	1	:	0
?	0	0	1	:	0

means  
don't  
care

enabletable  
endprimitive

$$\therefore \text{when } c_y = AB + BC + CA$$

$$= A \quad B \quad C \\ | \quad | \quad 0 \\ | \quad 0 \quad 1 \\ 0 \quad 1 \quad 1$$

All other  
Cases  $c_y = 0$

### ② STRUCTURAL REPRESENTATION

- Specifies how Components are interconnected.
- In general, the description is a list of modules and their interconnection.
- called netlist.
- Can be specified at various levels.


SUN	MON	TUE	WED	THU	FRI	SAT
1	2	3	4			
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

June  
Friday  
2020


12

164-202

- At the structural level, the levels of abstraction are:
  - The module (Functional level)
  - The gate level
  - The transistor level
  - any combination of above
- In each successive level detail increases about the implementation.



- Consist of four full adders.
- Each full adder consists of a sum circuit and a carry circuit.



Notes

$$\left. \begin{array}{l} \text{Carry} = A \cdot B + B \cdot C + C \cdot A \\ \text{Sum} = A \oplus B \oplus C \end{array} \right\}$$

① we instantiate carry and sum circuits to create full adders;

• we instantiate four full adders to create the 4-bit adder.

13

June  
Saturday  
2020

Week 24

165-201

→ expression in verilog

[3:0]  
means  
4 bit  
num

```
module add4 ( s, cy4, cy-in, x, y );
  input [3:0] x, y;
  input cy-in;
  output [3:0] s;
  output cy4;
  wire [2:0] cy-out;
```

```
add1 B0 ( cy-out[0], s[0], x[0], y[0] );
```

```
add1 B1 ( cy-out[1], s[1], x[1], y[1], cy-out[0] );
```

```
add1 B2 ( cy-out[2], s[2], x[2], y[2], cy-out[1] );
```

```
add1 B3 ( cy4, s[3], x[3], y[3], cy-out[2] );
```

end module

∴ module sum ( sum, a, b, cy-in );

input a, b, cy-in;

output sum;

wire t; ( means temporary(t) wire )


xor x1 ( t, a, b );

xor x2 ( sum, t, cy-in );

14 Sunday endmodule

∴ this is structural design

Notes xor x1 ( t, a, b ) → representation thru less



2020  
F S  
5 6  
12 13  
19 20  
26 27  
Week 24

JULY 2020						
S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				


June  
Monday  
2020

15

167-199

```
module Carry (cy-out, a, b, cy-in);  
    input a, b, cy-in;  
    output cy-out;  
    wire t1, t2, t3;  
    and g1 (t1, a, b);  
    and g2 (t2, a, c);  
    and g3 (t3, b, c);  
    or g4 (cy-out, t1, t2, t3);  
endmodule
```

## Digital IC Design Flow : A quick look



## Lecture $\Rightarrow$ ③ Getting Started With Verilog

→ WHY DO WE USE VERILOG?

- To describe a digital system as a set of modules.
- Each of the module will have an interface to other modules, in addition to its description.

7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30				

Week 25

16

June  
Tuesday  
2020

168-198

- Two ways to specify a module
  - ① By specifying its internal logical structure (called structural representation).
  - ② By describing its behavior in a program-like manner (called behavioral representation).
- The modules are interconnected using nets, which allow them to work with each other just like wires.

① AFTER SPECIFYING the System in VERILOG, we can do

Two things:

- ① Simulate the System and Verify the operation.
  - just like running a program written in some high-level language
  - Requires a test-bench or test harness, that specifies the input that are to be applied and the way the outputs are to be displayed.

- ② Use a Synthesis tool to map it to hardware.
  - Converts it to a netlist of low-level primitives
  - The hardware can be application Specific integrated circuit (ASIC)
  - Or else, it can be field programmable gate array (FPGA).

Notes

- ① Using ASIC or hardware
  - when high performance & high target? is required.
  - when the manufacturer needs to densely use in large numbers (e.g. processor) is expected to be


						2020
S	M	T	W	F	S	
	1	2	3	4	5	
6	7	8	9	10	11	
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

June  
Wednesday  
2020


17

169-197

- ① using FPGA as hardware target?
- When fast turnaround time is required to validate the design.
- The mapping can be done in the laboratory itself if with a FPGA kit and associated software.
- There is a tradeoff in performance.



An Example :-



module example (A,B,C,D,E,F,Y);  
 input A,B,C,D,E,F;  
 output Y;  
 wire t1,t2,t3,Y;  
 nand #1 G1 (t1,A,B);  
 and #2 G2 (t2,C,~B,D);  
 nor #1 G3 (t3,E,F);  
 nand #1 G4 (Y,t1,t2,t3);  
 endmodule

we can combine declarations of  
 same type of gate together  
 nand #1 G1 (t1,A,B),  
 G4 (Y,t1,t2,t3);

Now we move to Test Bench :-

module Testbench;  
 reg A,B,C,D,E,F ; wire Y;

Notes

JULY

AUGUST

1	2	3	4	5
7	8	9	10	11
14	15	16	17	18
21	22	23	24	25
28	29	30	26	27

18

June  
Thursday  
2020

Week 28

170-196

example DUT(A,B,C,D,E,F,Y);

```

9    initial
10   begin (like runef)
11     $monitor ("%tma, " A=%b, B=%b, C=%b, D=%b,
12       E=%b, Y=%b", 
13       A,B,C,D,E,F,Y);
14
15   time < {
16     #5 A=1; B=0; C=0; D=1; E=0; F=0;
17     #5 A=0; B=0; C=1; D=1; E=0; F=0;
18     #5 A=1; C=0;
19     #5 A=1;
20     #5 F=1;
21     #5 $finish;
22
23   end
24 endmodule

```

Original file  
file name — example.v

```

4 module example (A,B,C,D,E,F,Y);
5   wire t1,t2,t3,Y;
6   nand #1 G1 (t1,A,B)
7   and #2 G2 (t2,C,{B,D});
8   nor #1 G3 (t3,E,F);
9   nand #1 G4 (Y,t1,t2+t3);
10 endmodule

```

Notes

```

11 $dumpfile ("example.vcd");
12 $dumpvars (0, testbench);
13 
```

JULY 2020						
S	M	T	W	F	S	S
1	2	3	4			
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 25

June  
Friday  
2020


19

171-196

## Lecture => ④ VLSI DESIGN STYLES Part - I

### VLSI DESIGN CYCLE

- large number of abstractions
- optimization requirements for high performance
- Time-to-market competition
- Cost



- ① System Specification
- ② Functional design
- ③ Logic design
- ④ Circuit design
- ⑤ Physical design
- ⑥ Design Verification
- ⑦ Fabrication
- ⑧ Packaging, testing and debugging.

### PHYSICAL DESIGN

- Converts a circuit description into a geometric description.
- This description is used for fabrication of the chip.
- Basic steps in the physical design cycle:

  - ① Partitioning, floorplanning and placement
  - ② Routing
  - ③ Static timing analysis
  - ④ Signal integrity and crosstalk analysis
  - ⑤ Physical verification and sign off.

Notes

JULY

AUGUST

20

June  
Saturday  
2020

172-194

Week 28

Various design styles

- 9 • Programmable logic devices
  - field Programmable Gate Array [FPGA]
  - GATE Array
- 10 • Standard Cell (Semi-Custom Design)
- 11 • full-Custom Design

12 → Which Design Style to use?

- Basically a tradeoff among several design parameters
  - Hardware Cost
  - Circuit delay
  - Time Required
- Optimizing on these parameters is often conflicting

#### ① FIELD PROGRAMMABLE GATE ARRAY (FPGA)

- What does FPGA offer?

• USER / Field Programmability.

- Array of logic cells connected via bonding channels

- different types of cells:

- Special I/O cells:

- Logic cells (mainly lookup tables (LUT) with associated registers).

21 Sunday

- Interconnection between Cells:

- using SRAM based switches.

- using anti-fuse elements.

Notes

14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

						2020
JULY	S	M	T	W	T	F
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

June  
Monday  
2020


22

174-192

Week 26

## Look UP TABLE (LUT)

- Combinational logic is stored in  $16 \times 1$  SRAM look up Tables (LUTs) in CLB.




- Capacity is limited by number of inputs, not complexity.

- choose to use each function generator as 4-input logic (LUT) or as high-speed RAM.

### ① LUT mapping : An Example

- A function:  $f = A'B + B'C + CD$
- The mapping process:
  - create the truth table of the 4-variable function
  - load the output column into the SRAM corresponding to the LUT.
  - apply the function input to the LUT inputs.
- Any 4-variable function can be realized.
  - Netlist to LUT mapping is an interesting closing trade off.

### ② AREA - DELAY TRADE OFF




# 23


June  
Tuesday  
2020

S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

Week 26



## ① XILINX FPGA Routing



① First direct interconnect.  
CLB to CLB

② General purpose interconnect  
- uses Switch matrix

## ③ FPGA Design Flow

### ① Design Entry

- in Schematic, VHDL or Verilog,

### ② Implementation

- Placement & Routing

- Bitstream generation

- Analyze timing, view layout, simulation, etc

### ③ Download

- Directly to xilinix hardware devices with unlimited reconfigurations.

Notes

July 2020						
S	M	T	W	T	F	S
1	2	3	4			
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 26

June  
Wednesday  
2020

24

176-190

## Lecture :- ⑤ INTRODUCTION

- In view of the speed of prototyping capability, the gate array (GA) comes after the FPGA.
- Design implementation of
  - FPGA chip is done with user programming.
  - Gate array is done with metal mask design and processing.
- Gate array implementation requires a two-step manufacturing process:
  - ① The first phase, which is based on generic (standard) masks, results in an array of uncommitted transistors on each GA chip.
  - ② These uncommitted chips can be customized later, which is completed by defining the metal interconnects between the transistors of the array.
- The GA chip utilization factor is higher than that of FPGA.
  - The used chip area divided by the total chip area.
- Chip speed is also higher.
  - more customized design can be achieved with metal mask designs.

Notes

Typical Gate array Chips can implement millions of logic gates

25

June  
Thursday  
2020

177-189

S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

Week 28

S	M	T	W	T	F	S
5	6					
12	13					
19	20					
26	27					

9.


10

11

12

1

## ① STANDARD CELL BASED DESIGN



### → INTRODUCTION:

- one of the most prevalent design styles.
- - Also called semi-custom design style.
- - Requires developing full custom mask set.
- Basic Idea:
  - Commonly used logic cells are developed, and stored in a standard cell library.
  - Typical library may contain a few hundred cell (inverters, nand gates, NOR Gates, AND gates, 2-to-1 mux, D-latches, flip-flops, etc)

### ② CHARACTERISTIC OF THE CELL'S

- Each cell is designed with a fixed height.
  - To enable automated placement of the cells and routing of inter-cell connections.
  - A number of cell can be abutted side-by-side to form rows.
- The power & ground rails typically run parallel to upper and lower boundaries of cell.
  - Neighboring cells share a common power and ground bus.
- The I/P and O/P

2020						
S	M	T	W	T	F	S
1	2	3	4			
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 26

June  
Friday  
2020

26

178-188

- Standard cell example


- made to stack cells by slab

- fixed height

- width can vary

- can about VDD and GND.

stacked to make



(stacked) standard cell

interconnection diagram

standard cell

interconnection diagram

stacked to make

stacked to make

Notes

JULY

AUGUST

S	M	T	W	T	F	S
1	2	3	4	5	6	7
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30				

Week 26

# 27

June  
Saturday  
2020

179-187


## LECTURE $\Rightarrow$ ⑥ VERILOG LANGUAGE FEATURES

- → INTRODUCTION
- • CONCEPT OF VERILOG "MODULE" →
  - IN verilog, The basic unit of hardware is called a module.
  - A module cannot contain definition of other modules.
  - A module can, however, be instantiated within another module.
  - instantiation allows the creation of hierarchy in verilog description.

```

2   module module-name (list_of_Ports);
3     Input/Output declarations
4     local net declarations
5     Parallel statements
6   endmodule

```



### II A Simple AND Function

```
module simpleand (f, x, y);
```

```
  input x, y;
```

```
  output f;
```

```
  assign f = x & y;
```

```
endmodule
```

28 Sunday

Notes

						2020
JULY	S	M	T	W	T	F
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

June  
Monday  
2020

29

181-185

eg:- /\* A 2-level Combinational Circuit \*/

module two\_level (a, b, c, d, f);

input a, b, c, d;

output f;

wire t1, t2; //intermediate lines

assign t1 = a & b;

assign t2 = ~ (c | d);

assign f = ~ (t1 & t2);


endmodule

- This is behavioral description.

- one possible gate level realization is shown.

• t1 and t2 are intermediate lines;

termed as wire data type.



### ① Point to NOTE:

- The "assign" statement represents continuous assignment, whereby the variable on the LHS gets updated whenever the expression on the RHS changes.

assign variable = expression.

Notes - The LHS must be a "net" type variable, typically "wire".

- The RHS can contain both "registers" and "net" type variables.

S	M	1	8	9	10	11
3	6	7	14	15	16	17
12	13	21	22	23	24	25
19	20	28	29	30	31	
26	27					

Week 27

June  
Monday  
2020


29

181-185

eg:- /\* A 2-level Combinational Circuit \*/

```
module two_level (a,b,c,d,f);
    input a,b,c,d;
    output f;
    wire t1,t2; //intermediate lines
    assign t1 = a&b;
    assign t2 = ~c|d;
    assign f = ~ (t1|t2);
endmodule
```

- This is behavioral description.
- one possible gate level realization is shown.
- $t_1$  and  $t_2$  are intermediate lines;
- termed as wire data type.



### ① Point to NOTE:

- The "assign" statement represents continuous assignment, whereby the variable on the LHS gets updated whenever the expression on the RHS changes.  
*assign variable = expression.*
- The LHS must be a "net" type variable, typically "wire".
- The RHS can contain both "register" and "net" type variables.

# 30

June  
Tuesday  
2020

182-184

S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

Week 21

- The "assign" statement model behavioral design style, and is typically used to model combinational circuit.

## ① DATA TYPES in Verilog

- A variable in verilog belongs to one of two data types:

### (a) net


- must be continuously driven.
- cannot be used to store a value.
- used to model connections between continuous assignments and instantiations.

### (b) Register

- Refines the last value assigned to it.
- often used to represent storage elements, but sometimes it can translate to combinational circuit also.

### (c) NET DATA TYPE

- net represents connection between hardware elements.
- nets are continuously driven by the outputs of the devices they are connected to.
- Net "a" is continuously driven by the output of the AND gate.



- nets are 1-bit values by default unless they are declared explicitly as vectors.

- Notes
- Default value of a net is "z".
  - Various "net" data types are supported for synthesis in Verilog;
  - wire, wor, wond, hi, supply etc.

01

July  
Wednesday  
2020

183-183

JULY						
S	M	T	W	T	F	S
8	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 27

## DATA VALUES and Signal Strengths

- Verilog supports 4 value levels and 8 strength levels to model the functionality of real hardware.
- strength levels are typically used to resolve conflicts between signal drivers of different strengths in real env.

11

	Value Level	Represents
12	0	Logic 0 State
1	1	Logic 1 State
1	X	Unknown Logic State
2	Z	High Impedance State

## initialization

- All unconnected nets are set to "Z".
- All register variable set to "X".

## Lecture $\Rightarrow$ ① VERILOG LANGUAGE FEATURES

### (b) REGISTER DATA TYPE

Notes

- In Verilog, a "register" is a variable that can hold a value.
  - Unlike a "net" that is continuously driven and cannot hold any value.
  - Does not necessarily mean that it will map to a hardware register during synthesis.
  - Combinational circuit specifications can also use register type variables.

AUGUST 2020						
S	M	T	W	T	F	S
30	31	1	2	3	4	5
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29					

July  
Thursday  
2020

02

Week 27

184-182

- ① Register data types supported by Verilog:
- (i) reg : most widely used
- (ii) integer : used for loop counting (typical use)
- (iii) real : used to store floating-point numbers.
- (iv) time : keeps track of simulation time (not used in synthesis)

### • "reg" data type:

- Default value of a "reg" data type is "x".
- It can be assigned a value in synchronism with a clock or even otherwise.
- The declaration explicitly specifies the size (default is 1-bit):

```
reg x, y;           || Single-bit register variables
reg [15:0] bus;    || A 16-bit bus
```

- Treated as an unsigned number in arithmetic expressions.
- must be used when we model actual sequential hardware elements like counters, shift registers etc.

### Example

```
module SimpleCounter (clk, rst, count);
    input clk, rst;
    output [31:0] count;
    reg [31:0] count;
```

is 32-bit Counter with Synchronous reset.

- Count value increase

at the positive edge of the clock."

always @ (posedge clk) if (rst) count = 32'b0 else count = count + 1

apply for whenever there is a positive edge of the - if "rst" is high, the counter is reset at the next edge of the next CLK"

Notes

AUGUST

03

July  
Friday  
2020

185-181

JULY						
S	M	T	W	T	F	S
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 27

```
module simple_counter (clk, rst, count);
    input clk, rst;
    output [31:0] count;
    reg [31:0] count;
```

```
always @ (posedge clk or posedge rst)
begin
    if (rst)
        count = 32'b0;
    else
        count = count + 1;
end
endmodule
```

= 32-bit Counter with asynchronous reset.

- Here reset occurs whenever "rst" goes high.
- Does not synchronize with clk.

### ① "integer" data type:

- It is a general-purpose register data type used for manipulating quantities.
- more convenient to use in situations like look counting than "reg".
- it is treated as a 32's complement signed integer in arithmetic expressions.

Notes - default size is 32 bits; however, the synthesis tool determines the size using data flow analysis.

example -

# 03

July  
Friday  
2020

Week 27

S	M	T	W	T	F	S
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	AUG

185-181

```
module Simple_Counter (clk, rst, count);
    input CLK, rst;
    output [31:0] count;
    reg [31:0] count;

    always @ (posedge CLK or posedge rst)
        begin
            if (rst)
                count = 8'b0;
            else
                count = count + 1;
        end
    endmodule
```

- 32-bit Counter with asynchronous reset.
- Here reset occurs whenever "rst" goes high.
- Does not synchronize with CLK.

## ④ "integer" data type:

- It is a general-purpose register data type used for manipulating quantities.
- more convenient to use in situations like look counting than "reg".
- it is treated as a 32's complement signed integer in arithmetic expressions.
- default size is 32 bits; however, the synthesis tool tries to determine the size using data flow analysis.

example -

AUGUST 2020						
S	M	T	W	T	F	S
30	31	1	2	3	4	5
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29					

Week 27

July  
Saturday  
2020

04

186-180

wise [15:0] x, y;

integer C;

$$C = x + y;$$

- Size of C can be deduced to be 17 (16 bit plus a carry)

### ① "Real" data type:

- used to store floating-point numbers.
- when a real value is assigned to an integer, the real number is rounded off to the nearest integer.

Example:

real e, pi;

initial

begin

e = 8.712

pi = 314.159e-8;

end

\*

integer x; <

initial

x = pi; // gets value 3

### ② "time" data type:

- in verilog, simulation is carried out with respect to a logical clock called simulation time.
- The "time" data type can be used to store simulation time.
- The system function "\$time" gives the current simulation time.

-eg

time curr\_time;

initial

-----

curr\_time = \$time;

Sunday 05

Notes

AUGUST

# 06

July  
Monday  
2020

S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

Week 28

188-178

## ④ VECTORS

- Nets or "reg" type variable can be declared as vector of multiple bit widths.
  - if bit width is not specified, default size is 1-bit.
- Vectors are declared by specifying a range [range : range] where range is always the most significant bit and "range" is the least significant bit.

### Example :

(msb)

7

0

wire x,y,z;


wire [7:0] sum;

reg [9:0] MDR;

reg [1:10] data;

reg clock;

{ msb } ↓



|| single bit variables

|| msb is sum[7], lsb is sum[0]

|| msb is data[1], lsb is data[0]

→ individual bit i can  
access by writing

sum[0]

sum[1]

sum[7]

∴ this is just like an array

- Parts of a vector can be addressed and used in an expression.

### Example

- A 32 bit instruction register, that contains a 6-bit opcode, three register operands of 5-bit each, and an 11-bit offset.

reg [31:0] IR;

reg [5:0] opcode;

reg [4:0] reg1, reg2, reg3;

reg [10:0]

opcode = IR [31:26]


reg1 = IR [25:21];

reg2 = IR [20:16];

reg3 = IR [15:11];

offset = IR [10:0]

8 Notes




opcode

AUGUST 2020						
S	M	T	W	T	F	S
30	31	1	2	3	4	5
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29			

Week 28

July  
Tuesday  
2020

07



189-177

Instruction register (IR)

## ① Multi-DIMENSIONAL Arrays And memories

- multi-dimensional array of any dimension can be declared in verilog,
- example;

reg [31:0] registers\_bank [15:0]; // 16-32 bit register,  
integer matrix [7:0][15:0];

- memories can be modeled in verilog as a 1D array of registers

- Examples:

reg mem\_bit [0:2047]; // 2K 1-bit words

reg [15:0] mem\_word [0:1023]; // 1K 16-bit words

## ② Specifying Constant VALUES

- A constant value may be specified in either the sized or the unsized form.

- Syntax of sized form:

<size><base><number>

- Examples:

4'b0101 // 4-bit binary number  
0101

variable of type integer  
and real are typically  
expressed in unsized  
form.

1'b0 // logic 0 (1-bit)

12'hB3C // 12 bit numbers 1011 0011 1100

12'h8XF // 12 bit number 1000 xxxx 1111

25 // signed number, in 32 bits (size not  
specified)

Notes

AUGUST

08

July  
Wednesday  
2020

190-176

9	10	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 2

**- PARAMETER**

- A parameter is a constant with a given name,
  - we cannot specify the size of a parameter
  - The size gets decided from the Constant value itself; if size is not specified, its taken to be 32 bits.

Parameters

$$\text{HI} = 25, \text{LO} = 5;$$

Parameters

$$\text{up} = 2^{16} - 1, \text{down} = 2^{16} - 1, \text{Sticky} \\ \text{sb}^{\text{v}}$$

Example

// Parameter design :: An N-bit Counter

modules Counter (clear, clock, count);

parameter N = 7;

input clear, clock;

output [0:N] Count; reg [0:N] count;

always @ (posedge clock)

if (clear)

Count &lt;= 0;

else

Count &lt;= Count + 1;

endmodule

Notes

\* any variable assigned within the "always" block must be of type "reg".

AUGUST 2020						
S	M	T	W	T	F	S
30	31	1	2	3	4	5
31	1	2	3	4	5	6
1	2	3	4	5	6	7
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

Week 28

## Ati\_tyagi\_verilog

July  
Thursday  
2020

09

191-175

### Lecture :- ⑧ VERILOG LANGUAGE FEATURES

#### ⑨ PREDEFINED LOGIC GATES IN VERILOG

- Verilog provides a set of predefined logic gates.
- Can be instantiated within a module to create a structured design.
- The gates respond to logic values (0,1,X,Z) in logical way.

2-input AND

$$0 \& 0 = 0$$

$$0 \& 1 = 0$$

$$1 \& 1 = 1$$

$$1 \& X = X$$

$$0 \& X = 0$$

$$1 \& Z = X$$

$$Z \& X = X$$

2-input OR

$$0 \mid 0 = 0$$

$$0 \mid 1 = 1$$

$$1 \mid 1 = 1$$

$$1 \mid X = 1$$

$$0 \mid X = X$$

$$1 \mid Z = X$$

$$Z \mid X = X$$

2-input EXOR

$$0 \wedge 0 = 0$$

$$0 \wedge 1 = 1$$

$$1 \wedge 1 = 0$$

$$1 \wedge X = X$$

$$0 \wedge X = X$$

$$1 \wedge Z = X$$

$$Z \wedge X = X$$

$\therefore X \rightarrow \text{Undefined}$

$\therefore Z \rightarrow \text{High Impedance}$

#### ⑩ LIST OF PRIMITIVE GATES :-

and G(out, in1, in2);

nand G(out, in1, in2);

or G(out, in1, in2);


nor G(out, in1, in2);

XOR G(out, in1, in2);


XNOR G(out, in1, in2);

not G(out, in);

buf G(out, in);

i-NOT GATE 


Notes

$\therefore$  buf 

buf_if1 G(out, in, ctrl);
buf_if0 G(out, in, ctrl);
notif0 G(out, in, ctrl);
notif1 G(out, in, ctrl);

$\therefore$  there are gates with  
multiple controls -

ctrl signal






if  $ctrl = 1$        $out = 1$   
 $= 0$        $out = Z$

thus is [buf\_if1]

AUGUST

10 July  
Friday  
2020

192-174




- ① Some restriction when instantiating primitives gates:
- The output port must be connected to a net (e.g. wire).
  - An "Output" signal is a wire by default, unless explicitly declared as a register.
- The input port may be connected to net or register type variable.
- They have a single output but can have any number of inputs (except NOR & Buf).
- When instantiating gate, an optional delay may be specified
  - Used for simulation.
  - Logic synthesis tool ignores the time delays.

Example :- shows this delays :-

```

time scale 1ns/1ns
module exclusive-or(f,a,b);
    input a,b;
    output f;
    wire t1,t2,t3;
    nand #5 m1(t1,a,b);
    and #5 m2(t2,a,t1);
    and #5 m3(t3,t1,b);
    nor #5 m4(f,t2,t3);
endmodule

```



AUGUST 2020						
S	M	T	W	T	F	S
1						
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

Week 28

July  
Saturday  
2020

11

193-173

### • THE 'timescale' Directive

- often in a single simulation, delay values in one module need to be specified in terms of some time unit, while those in some other module need to be specified in terms of some other time unit.

- The 'timescale' Compiler directive can be used:

'timescale <reference-time-unit> / <time-precision>

- The <reference-time-unit> specifies the unit of measurement for time.

- The <time-precision> specifies the precision to which the delays are rounded off during simulation.

- valid values for specifying time unit & time precision are 1, 10 and 100.

#### • Example:

'timescale 10ns/1ns

- Reference time unit is 10ns, and simulation precision is 1ns.
- if we specify #5 as delay, it will mean 50ns.
- The time units can be specified in s(second), ms(millisecond), us(microsecond), ps(picosecond) & fs(femtosecond)

### • Specifying Connectivity during Instantiation

- when a module is instantiated within another module, there are two ways to specify the connectivity of the signal line b/w the two modules

- Positional association
- Explicit association.

Notes

Sunday 12

AUGUST

13

July  
Monday  
2020

Aarti-tyagi-verilog

195-171

S	M	T	W	T	F	S
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 25

### ① HARDWARE modeling ISSUES

- In terms of the hardware realization, the value computed can be assigned to:
  - A "wire"
  - A "flip-flop" (edge triggered storage cell)
  - A "latch" (level triggered storage cell)
- A variable in Verilog can be either "net" or "register".
  - A "net" data type always map to a "wire" or "register", during synthesis.
  - A "register" data type maps either to "wire" or "storage cell" depending upon the context under which a value assigned.

3 module seg\_maps\_to\_case (A,B,C,f<sub>1</sub>,f<sub>2</sub>);

4     input A,B,C;

5     output f<sub>1</sub>,f<sub>2</sub>;

6     wire f<sub>1</sub>,f<sub>2</sub>;

7     reg f<sub>1</sub>,f<sub>2</sub>;

8     always @ (A or B or C)

9 begin

$$f_1 = \neg(A \wedge B);$$

$$f_2 = A \wedge C;$$

10 end

11 endmodule

Notes

AUGUST 2020						
S	M	T	W	T	F	S
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29			

Week 29

## Aarti\_Iyogi\_Verilog

July  
Tuesday  
2020

14

196-170

### Lecture $\Rightarrow$ ⑨ VERILOG OPERATORS

#### Arithmetic operators:

- + unary (sign) plus
- unary (sign) minus
- + binary plus (add)
- binary minus (subtract)
- \* multiply, / divide
- % modulus
- \*\* exponentiation

#### Example

- (b+c) [binary operator]
- (a-b)+(c\*d)
- a % b
- a \*\* 3

#### Logical operators:

- |    |                              |
|----|------------------------------|
| !  | logical negation (means not) |
| && | logical AND                  |
|    | logical OR                   |

#### Example

(done && ack)

(allb)

! (a && b)

((a>b) && !(b>c))

- The value 0 is treated as logical FALSE while any non-zero value is treated as TRUE.
- Logical operators return either 0 (FALSE) or 1 (TRUE).

#### → RELATIONAL OPERATOR

!= not equal

== equal

>= greater or equal

<= less or equal

> greater

< less

eg →

(a != b)

((a+b) == (c-a))

count(c==0)

AUGUST

# 15

July  
Wednesday  
2020

S	M	T	W	T	F	S
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 25

197-169

- Relational Operators operate on numbers and return Boolean value (true or false).

## → Bitwise operators

bitwise not

bitwise AND

bitwise OR

bitwise XOR

bitwise XNOR

- Bitwise operators operate on bits & return a value that is also a bit.

eg:

wire a, b, c, d, f1, f2, f3, f4;

assign f1 = a ^ b;

assign f2 = (a & b) | (b & c);

assign f3 = a ^ b ^ c;

- Reduction operators accept a single word operand and produce a single bit as output.
- operators on all the bits within the word.

## Reduction Operator

Bitwise AND

Bitwise OR

Bitwise NAND

Bitwise NOR

Bitwise exclusive-OR

Bitwise exclusive-NOR

example:

wire [7:0] a, b, c;

wire f1, f2, f3;

assign a = 4'b0111;

assign b = 4'b1100;

assign c = 4'b0100;

assign f1 = ^a; ||

assign f2 = &(a ^ b); ||

give a0

assign f3 = 1 & ^b; ||

if give a1

Notes ① The relational operator

(> <=, >=, !=, ==)

also evaluate to a 1 bit result (0 or 1).

assign F3 = 1 & ^b; ||

AUGUST 2020						
S	M	T	W	T	F	S
1						
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

Week 29

July  
Thursday  
2020

16

198-168

### → Shift Operators:

>> Shift right

<< Left shift

>>> arithmetic shift right

eg: wire [15:0] data\_finge;  
assign target = data >> 3;  
assign target = data >> 2;

; >>> :: 2's Complement number System

[+]  
1 → -ve, 0 → +ve

∴ Shift right  
→ 90°

Shift left × 2

### → Conditional operators:

Cond-exp? true\_expr : false\_expr;

### • Concatenation operators: (..., ..., ...)

→ joins together bits from two or more comma-separated expressions

### • Replication operator: {n:m}

→ joins together n copies of an expression m, where n is an constant example

assign F = {a,b};  
assign F = {a,3'b01..b};  
assign F = {x[2],y[0],a};  
assign F = {3'b10,3'b01}x;

### ① Example

module operator\_exampl6 (x1,y,f1,f2);

input x,y;

output f1,f2;

wire [9:0] x,y; wire [u:0] f1; wire f2;

assign f1 = x[u:0] & y[u:0];

assign f2 = x[2] & f1[3];

assign f2 = u & x;

assign f1 = f2 & x[2:5] : x[4:0];

Notes

AUGUST

17

July  
Friday  
2020

199-167

JULY						
S	M	T	W	T	F	S
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

Week 26

```

11  // An 8-bit Adder description
    module parallel_adder (sum , count , in1,in2,cin);
        input [7:0] in1,in2;
        input cin;
        output [7:0] sum;
        output cout;
        assign #20 [count,sum] = in1 + in2 + cin;
    endmodule

```

## ① OPERATOR PRECEDENCE

- operators on same line  
have the same precedence.

- All operators associate left  
or right in an expression  
except ?.

- parenthesis can be used  
to change the precedence.

∴ ==? checks for equality

?==? exact equality

+ - ! ~ (unary)

\*\*

\* / %

<< >> >>>

< <= > >=

= = != == == != ==

& -&

^ ~^

| ~|

@@

!!

? :

## ② Some Points:

- The presence of a 'z' or 'x' in deg or wire being used  
Notes an arithmetic expression result in the whole  
expression being unknown ('x')

③ The logical operators (!, &, &&, ||)  
1-bit result (0, 1, or x) all evaluate to 9

AUGUST 2020						
S	M	T	W	T	F	S
30	31	1	2	3	4	5
31	1	2	3	4	5	6
1	2	3	4	5	6	7
2	3	4	5	6	7	8
3	4	5	6	7	8	9
4	5	6	7	8	9	10
5	6	7	8	9	10	11
6	7	8	9	10	11	12
7	8	9	10	11	12	13
8	9	10	11	12	13	14
9	10	11	12	13	14	15
10	11	12	13	14	15	16
11	12	13	14	15	16	17
12	13	14	15	16	17	18
13	14	15	16	17	18	19
14	15	16	17	18	19	20
15	16	17	18	19	20	21
16	17	18	19	20	21	22
17	18	19	20	21	22	23
18	19	20	21	22	23	24
19	20	21	22	23	24	25
20	21	22	23	24	25	26
21	22	23	24	25	26	27
22	23	24	25	26	27	28
23	24	25	26	27	28	29


July  
Saturday  
2020

18

200-166

## Astityagi-Verilog


### Lecture 10 VERILOG MODELING EXAMPLES



Example ① The structural hierarchical description of a 16-to-1 multiplexer.

- ① using pure behavioral modeling
- ② structural modeling using 4-to-1 multiplexer specified using behavioral model.
- ③ makes structural modeling of 4-to-1 multiplexer using behavioral modeling of 2-to-1 multiplexer.
- ④ make structural gate level modeling of 2-to-1 multiplexer, to have a complete structural hierarchical description.

Sol



VERSION 1 : using pure behavioral modeling

Sunday 19

```

Notes
    module mux16to1 (in, sel, out);
        input [15:0] in;
        input [3:0] sel;
        output out;
        assign out = in [sel];
    endmodule

```

AUGUST

20

July  
Monday  
2020

S	M	T	W	T	F	S
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	1

Week 30

202-164

- Selects one of the <sup>input</sup> bits depending upon the value of 'Select Line (Sel)'.

```
10 module muxtb;
11   reg [15:0]A; reg [3:0]S; wire F;
12   mux16to1 M (.in(A), .sel(S), .out(F));
13
14 initial begin
15   $dumpfile ("mux16to1.vcd");
16   $dumpvar(0, muxtest);
17   $monitor ($time" @=%t h, S=%d h, F=%d b",
18             A,S,F);
19
20   #5 A=16'h3f0a; S=4'h0;
21   #5 S=4'h1;
22   #5 S=4'h6;
23   #5 S=4'hc;
24   #15 $finish;
25 endmodule
```

Test bench purpose :- you will be testing your module once whatever you specified those values will be applying to the inputs and we will seeing what the outputs are coming. that is the purpose of the test bench.

Notes explaining test Bench.

→ \$monitor → we are monitoring a few of the variables

AUGUST 2020						
S	M	T	W	T	F	S
31	1	2	3	4	5	6
30	7	8	9	10	11	12
29	13	14	15	16	17	18
28	19	20	21	22	23	24
27	25	26	28	29		

July  
Tuesday  
2020


21

203-163


→ \$time → it is a System variable that indicates the simulation time.

→ "A = %oh" → mean see like, the we want to print the values A,S,F • h is hexadecimal specifier bcoz- because A is 16 bit number, S is 4 bit and F is single bit (F = %ob (binary)).

→ #5 A = 16'h 3FOA , @<sup>delay</sup> 3 FOA →



mux :




select line  
 $S = 4'h 0$

Select line = 0

Select time = 1

Select line = 6

$S = C = '12$



\$dumpfile → It means these variations with time this information you can also dump in to a file VCD.

"mux\_16to1.vcd" → file name

Notes

→ Why need dumpfile and dump variable?

→ Seeing the simulation output in a tabular form just on the screen is not good enough in form for text.

AUGUST

22

July  
Wednesday  
2020

204-162

→ VERSION ②

```
module mux_4to1 (in, sel, out);
    input [3:0] in;
    input [1:0] sel;
    output out;
end module
```


```
assign out = in[sel];
end module
```

Behavioral modeling of 4-to-1 mux  
STRUCTURAL modeling of 16-to-1 mux


```
module mux_16to1 (in, sel, out);
    input [15:0] in;
    input [3:0] sel;
    output out;
    wire [3:0] t;
```

```
mux_4to1 m0 (in[3:0], sel[1:0], t[0]);
mux_4to1 m1 (in[7:4], sel[1:0], t[1]);
mux_4to1 m2 (in[11:8], sel[1:0], t[2]);
mux_4to1 m3 (in[15:12], sel[1:0], t[3]);
mux_4to1 m4 (t[3], sel[3:2], out);
end module
```

Circuit diagram → 16-to-1 multiplexers using 4-to-1 multiplexers



Notes



→ 4-to-1 multiplexers  
using 2-to-1 multiplexers

						2020
S	M	T	W	T	F	S
30	31	1	2	3	4	5
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29					

Week 30

July  
Thursday  
2020

23

205-161

→ VERSION ③

Behavioral modeling of 2-to-1 mux  
Structural modeling of 4-to-1 mux

```
module mux2to1 (in, sel, out);
    input [1:0] in;
    input Sel;
    output out;
    assign out = in [sel];
endmodule
```

```
module mux4to1 (in, sel, out);
    input [3:0] in;
    input [1:0] sel;
    output out;
    wire [1:0] t;
    mux2to1 m0 (in[1:0], sel[0], t[0]);
    mux2to1 m1 (in[3:2], sel[1], t[1]);
endmodule
```

Version ④ Structural modeling of 2-to-1 mux



```
module mux_2to1 (in, sel, out);
    input [1:0] in;
    input Sel;
    output out;
    wire t1, t2, t3;
```

```
NOT G1 (t1, Sel);
AND G2 (t2, in[0], t1);
AND G3 (t3, in[1], Sel);
OR G4 (out, t2, t3);
endmodule
```

Point to NOTE :

- Same test bench can be used for all the version
- Two Versions illustrates hierarchical refinement of design.

Notes



27


July  
Monday  
2020

JULY						
S	M	T	W	T	F	S
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	1

209-157

Week 31

16-bit adder



VERSION ② Structural description of 16-bit adder using 4-bit adder blocks (with ripple carry between blocks).

module ALU ( $x_4, z, \text{Sign}, \text{Zero}, \text{Parity}$ , overflow);

Input [15:0]  $x, y$ ;

Output [15:0]  $z$ ;

Output  $\text{Sign}, \text{Zero}, \text{Parity}, \text{overflow}$ ;  
wire  $c[3:1]$ ;

assign  $\text{Sign} = z[15]$ ;

assign  $\text{Zero} = \neg z$ ;

assign  $\text{Parity} = \neg z$ ;

assign  $\text{overflow} = (x[15] \oplus y[15] \oplus z[15])$   
 $(\neg x[15] \oplus \neg y[15] \oplus z[15])$ ;

add4 A0 ( $z[3:0], c[1], x[3:0], y[3:0], l'bo$ );

add4 A1 ( $z[7:4], c[2], x[7:4], y[7:4], c[1]$ );

add4 A2 ( $z[11:8], c[3], x[11:8], y[11:8], c[2]$ );

add4 A3 ( $z[15:12], c[4], x[15:12], y[5:12], c[3]$ );

endmodule

Notes

→ BEHAVIORAL description of a 4-bit Adder;

AUGUST	S
S	M
1	T
2	W
3	F
4	S
5	1
6	2
7	3
8	4
9	5
10	6
11	7
12	8
13	9
14	10
15	11
16	12
17	13
18	14
19	15
20	16
21	17
22	18
23	19
24	20
25	21
26	22
27	23
28	24
29	25

July  
Tuesday  
2020

28

210-156

Week 31

```

1 module adder4 ( s, cout, A, B, cin );
2   input [3:0] A, B;   input cin;
3   output [3:0] s;   output cout;
4
5   assign { cout, S } = A + B + cin;
6
7   endmodule
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

```

### Version → ③ STRUCTURAL MODELING OF Ripple Carry Adder

```

1 module adder4 ( s, cout, A, B, cin );
2   input [3:0] A, B;   input cin;
3   output [3:0] s;   output cout;
4   wire c1, c2, c3;
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

```

```

1 fulladder FA0 ( S[0], c1, A[0], B[0], cin );
2 fulladder FA1 ( S[1], c2, A[1], B[1], c1 );
3 fulladder FA2 ( S[2], c3, A[2], B[2], c2 );
4 fulladder FA3 ( S[3], cout, A[3], B[3], c3 );
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

```

endmodule

```

1 module fulladder ( s, cout, a, b, c );
2   input a, b, c;
3   output s, cout;
4   wire s1, c1, c2;
5
6   xor g1 ( s1, a & b );
7   g2 ( s, s1 & c );
8   g3 ( cout, s1 & c1 );
9   and g4 ( g1 & b ), g5 ( c, s1 & c );
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

```

Notes


29

July  
Wednesday  
2020

5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Week 3

211-155



full-adder.

1 VERSION-4 structural modeling of carry lookahead adder

2 module adder4 (S, cout, A, B, cin);  
 3    input [3:0] A, B;    input Cin;  
 4    output [3:0] S;    output Cout;  
 5    wire p0, g0, p1, g1, p2, g2, p3, g3;  
 6    wire C1, C2, C3;

5 assign P0 = A[0] ^ B[0], P1 = A[1] ^ B[1],  
 6        P2 = A[2] ^ B[2], P3 = A[3] ^ B[3];

7 assign g0 = A[0] & B[0], g1 = A[1] & B[1],  
 8        g2 = A[2] & B[2], g3 = A[3] & B[3];

Notes  
 assign C1 = g0 | (P0 & Cin), C2 = g1 | (P1 & g0) |  
 (P1 & P0 & Cin), C3 = g2 | (P2 & g1) | (P2 & P1 & g0) |  
 (P2 & P1 & P0 & Cin),  
 Cout = g3 | (P3 & g2) | (P3 & P2 & g1) | (P3 & P2 & P1 & g0) |  
 (P3 & P2 & P1 & P0 & Cin);

						2020
5	6	7	8	9	10	
11	12	13	14	15	16	
18	19	20	21	22	23	
25	26	27	28	29	30	

Week 31

sum

assign  $S[0] = P0 \wedge C_{in}$ : $S[1] = P1 \wedge C^1$ , $S[2] = P2 \wedge C^2$ , $S[3] = P3 \wedge C^3$ ;

endmodule

212-154


July  
Thursday  
2020

30

- How does Carry look-ahead adder work?
- The propagation delay of an n-bit ripple carry adder is proportional to  $n$ .
  - due to the rippling effect of carry sequentially from one stage to the next.
- One possible way to speedup the addition.
  - Generate the carry signals for the various stages in parallel.
  - Time Complexity reduces from  $O(n)$  to  $O(1)$ .
  - Hardware Complexity increase rapidly with  $n$ .
- Consider the  $i$ -th stage in the addition process.
- We define the Carry generate and Carry propagate function as;

Carry generate  $g_i = A_i \wedge B_i$

Carry propagate  $P_i = A_i \oplus B_i$



- $g_i = 1$  represents the condition when a carry is generated in Stage -  $i$  independent of the other stages.
- $P_i = 1$  represents the condition when an input carry will be propagated to the output carry  $C_{i+1}$ .

5	6	7	8	9	10	11	12
12	13	14	15	16	17	18	19
19	20	21	22	23	24	25	26
26	27	28	29	30	31		

31

July

Friday  
2020

Week 31

213-153

Unwinding the Recurrence

$$C_{i+1} = g_i + p_i C_i \Rightarrow g_i + p_i (g_{i-1} + p_{i-1} C_{i-1}) \Rightarrow g_i + p_i g_{i-1} + p_i p_{i-1} C_{i-1}$$

$$= g_i + p_i g_{i-1} + p_i p_{i-1} (g_{i-2} + p_{i-2} C_{i-2})$$

$$= g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + p_i p_{i-1} p_{i-2} C_{i-2} = \dots$$

$$C_{i+1} = g_i + \sum_{k=0}^{i-1} g_k \prod_{j=k+1}^i p_j + C_0 \prod_{j=0}^i p_j$$

Generation of the carry and sum bits:

$$C_4 = g_3 + g_3 p_3 + g_1 p_2 p_3 + g_0 p_1 p_2 p_3 + C_0 p_0 p_1 p_2 p_3$$

$$C_3 = g_2 + g_1 p_3 + g_0 p_1 p_2 + C_0 p_0 p_1 p_3$$

$$C_2 = g_1 + g_0 p_1 + C_0 p_0 p_1$$

$$C_1 = g_0 + C_0 p_0$$

$$S_0 = A_0 \oplus B_0 \oplus C_0 = P_0 \oplus C_0$$

$$S_1 = P_1 \oplus C_1$$

$$S_2 = P_2 \oplus C_2$$

$$S_3 = P_3 \oplus C_3$$


4 AND2 gates

3 AND 3 gates


2 AND 4 gates

1 AND 5 gate

1 OR 2, 1OR3, 1OR4



Notes



01

August  
Saturday  
2020

Antony - Verilog

214-152

S	M	T	W	T	F	S
30	31					
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29						

Week 31

Lecture  $\Rightarrow$  ⑩ VERILOG DESCRIPTION STYLE

- ⑨ ⑩ Two different styles of description:
- ⑪ ⑫ Data Flow : using assignment statement
- Continuous assignment
- ⑬ Behavioral : using procedural statement
- Procedural assignment
  - Blocking
  - Non-blocking
- Similar to a program in high level language.

## ② ③ Two different styles of description:

## ④ ⑤ Data flow style : Continuous assignment

- Identified by the keyword "assign".

- Forms a static binding between:

- The "net" being assigned on the left-hand side (LHS).

- The expression on the right-hand side (RHS), which may consist of both "net" and "register" type variables.

$$\begin{cases} \text{assign } a = b + c; \\ \text{assign } sign = 2[15]; \end{cases}$$

- The assignment is continuously active:

- Almost exclusively used to model Combinational Circuits.

02 Sunday

Notes

- We shall also see some examples of modeling Sequential Circuit elements.

- Some points to note :

- A Verilog module can contain any number of "assign" statements.

September 2020						
S	M	T	W	T	F	S
1	2	3	4	5		
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

Week 32

August  
Monday  
2020

03

216-150

- Typically, the "assign" statements are followed by procedural descriptions.
- The "assign" statements are used to model behavioral descriptions.
- . we shall illustrate various usages of "assign" statement for modeling Combinational and also some Sequential logic blocks.

module

{ signal declaration

{ assign statements

{ = c statement

end module

eg:-

module generate\_mux(data, sel,  
out);

input [15:0] data;

input [3:0] Select;

output out;

assign out = data[select];

endmodule

non constant index in

expression on RHS generates a mux.

• Point to note :

- whenever there is an array reference on the RHS with a variable index, a mux is generated by the Synthesis Tool.


- If the index is a Constant, just a wire will be generated.

Example : assign out = data[2];

→ data is nothing its vector. vector means Collection of bit.

Index → 15

3 | 2 | 1 | 0  
out



Notes





04

August  
Tuesday  
2020

Week 2

217-149


```
module generate_set_of_mux (a, b, f, sel);
    input [0:3] a, b;
    input sel;
    output [0:3] f;
    assign f = sel ? a : b; <-- conditional operator generates array
endmodule
```



④ Point to Note :-

- whenever a Conditional is encountered in the RHS of an expression, a 2-to-1 mux is generated
- in the previous eg, since the variables "a", "b", and "f" are vectors, an array of 2-to-1 muxes are generated

→ what hardware will be generated by the following  
assign  $f = (a == 0) ? (c+d) : (c-d);$



```
module generate_selector (out, in, select);
    input in;
    input [0:1] select;
    output [0:3] out;
    assign out[select] = in; <--
```

Notes

SEPTEMBER 2020						
S	M	T	W	T	F	S
1	2	3	4	5		
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			


August  
Wednesday  
2020

05

Week 32

21B-148

Non-constant index in expression on LHS generates a decoder



• Point to NOTE :-

- A Constant index in the expression on the LHS will not generate a decoder.
- e.g.: assign out[5] = in;  
This will be generate a wide connection.
- As a rule of thumb, whenever the synthesis tool detects a variable index in the LHS, a decoder is generated.

module level-sensitive-latch (D,Q,En);

input D, En;

output Q;

assign Q = En ? D : Q;

endmodule

En	D	Q <sub>n</sub>
0	X	Q <sub>n-1</sub>
1	0	0
1	1	1

generate a D-type latch

→ Here is an example to describe a Sequential logic element using "assign" statement.

module SR-latch (Q, Qbar, S, R);

input S, R;

output Q, Qbar;

assign Q = ~ (R & Qbar);

assign Qbar = ~ (S & Q);

endmodule

06

August  
Thursday  
2020

Week 32

9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30	31	1	2

219-147

```

module latch_tb;
reg S,R; wire Q,Qbar;
SR-latch LAT (Q,Qbar,S,R);
initial begin
$monitors (@time,"S=%b,B=%b,Q=%b,Qbar=%b",
           S,R,Q,Qbar);
#5 S=1'b0; R=1'b1;
#5 S=1'b1; R=1'b1;
#5 S=1'b1; R=1'b0;
#5 S=1'b1; R=1'b1;
#5 S=1'b0; R=1'b0;
#5 S=1'b1; R=1'b1;
end
endmodule

```

### Simulation output

```

#0 S=0, R=1, Q=0, Qbar=1
#5 S=1, R=1, Q=0, Qbar=1
#10 S=1, R=0, Q=1, Qbar=0
#15 S=1, R=1, Q=1, Qbar=0
#20 S=0, R=0, Q=1, Qbar=1

```

### Verilog lec $\Rightarrow$ ⑬ PROCEDURAL Assignment

- Two kinds of procedural blocks are supported in Verilog:
  - The "initial" block
    - executed once at the beginning of simulation.
    - used only in test bench & synthesis.
  - Cannot used in

SEPTEMBER 2020						
S	M	T	W	T	F	S
1	2	3	4	5		
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

August  
Friday  
2020

07

Week 32

220-146

### The "always" block

- A Continuous loop that never terminates

- The procedural block defines:
  - A Region of Code Containing Sequential Statements.
  - The statements execute in the order they are written

### ① The "initial" Block

- All Statement inside an "initial" Statement Consist of an "initial block."
  - Grouped inside a "begin --- end" structure for multiple statements.
  - The statements Starts at time 0 , and execute only once.
  - If there are multiple "initial" blocks , all the blocks will Start to execute Concurrently at time 0 .
- The "initial" block is typically used to write test benches for simulation:
  - Specifies the stimulus to be applied to the design under test (DUT).
  - Specifies how the DUT outputs are to be displayed / handled.
  - Specifies the files where the waveform information is to be dumped.

initial  
begin } initial  
          block  
end

Notes

08

August  
Saturday  
2020

16 17 18 19 20 21 22  
23 24 25 26 27 28 29

Week 28

221-145  
module testbench-example;  
reg a, b, Cin, Sum, Cout;  
initial  
Cin = 1'b0;  
initial  
begin  
#5 a = 1'b1; b = 1'b1;  
#5 b = 1'b0;  
end  
initial  
#25 \$finish;  
endmodule

- The three "initial" blocks execute concurrently.
- The first block executes at time 0.
- The third block terminates simulation at time 25 units

- ① Some short cuts in Declarations  
→ "output" and "reg" can be declared together in the same statement.

output reg [7:0] data;

instead of output [7:0] data; reg [7:0] data;

- A variable can be initialized when it is declared:  
reg clock=0;  
instead of reg clock; initial clock=0;

09 Sunday

⇒ The "always" Block

Notes: All behavioral statements inside an "always" statement constitute an "always block".  
- multiple statements are grouped using "begin---end"

S	M	T	W	F	S
1	2	3	4	5	6
7	8	9	10	11	12
13	14	15	16	17	18
19	20	21	22	23	24
25	26	27	28	29	30

August  
Monday  
2020

10

223-143

- An "Always" Statement starts at time 0 and executes the statements inside the block repeatedly, and never stops.
  - used to model a block of activity that is repeated indefinitely in a digital circuit.
  - for example, a clock signal that is generated continuously.
  - we can specify delay for simulation; however for real circuits; the clock generator will be active as long as there is power supply.

always  
begin  
...  
end

→ always  
block

module generating clock;  
output reg clk;

initial


clk = 1'b0; // initialized to 0 at  
time 0

always

#5 clk = ~clk; // toggle after  
time sum

initial

#500 \$finish;  
endmodel



- Notes → A module can contain any number of "always" blocks, all of which execute concurrently.
- The @ (event expression) part is required for both Combinational and Sequential Circuit description.

11

August  
Tuesday  
2020

S	M	T	W	T	F	S
30	31					
2	3	4	5	6	7	
9	10	11	12	13	14	
16	17	18	19	20	21	
23	24	25	26	27	28	

Week 23

SEPTEMBER  
5 M  
6 7  
13 14  
20 21  
27 28  
Week 24

224-142

\* BASIC Syntax of "always" block:  
 always @ (event expression)  
 begin  
 Sequential statement 1;  
 Sequential statement 2;  
 : : :  
 Sequential statement n;  
 end

- only "reg" type variable can be assigned within a "initial" or "always" block.
- BASIC reason:
  - The sequential "always" block executes only when the event expression triggers
  - at other times the block is doing nothing
  - an object being assigned to must therefore remember the last value assigned (not continuously driven).
  - so, only "reg" type variable can be assigned within the "always" block
  - of course, any kind of variable may appear in the event expression (reg, wire, etc).

Notes

## SEQUENTIAL STATEMENT'S IN VERILOG

- In Verilog, one of more Sequential Statement can be present inside an "initial" or "always" block.

SEPTEMBER						
S	M	T	W	T	F	S
1	2	3	4	5		
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

Week 33

August  
Wednesday  
2020

12

225-141

- The statements are executed sequentially.
- multiple assignment statement inside a "begin--end" block may either execute sequentially or concurrently depending upon on the type of assignment.
- Two type of assignment statement: blocking ( $a = b + c ;$ ) or non-blocking ( $a <= b + c ;$ ).
- The Sequential statements are explained next.  
@ begin ---- and

```
begin
  Sequential_statement_1;
  Sequential_statement_2;
  ...
  Sequential_statement_n;
end
```

- A number of Sequential statements can be grouped together using "begin---end".
- If  $n=1$ , "begin---end" is not required.

### (b) if --- else

```
if (<expression>)
  Sequential_statement;
```

```
if (<expression1>)
  Sequential_statement;
else if (<expression2>)
  Sequential_statement;
else default_statement;
```

```
if (<expression>)
  Sequential_statement;
else
```

```
  Sequential_statement
```

- each Sequential Statement can be a single statement or a group of statement within "begin---end".

13

August  
Thursday  
2020

226-140

30	31			
2	3	4	5	6
9	10	11	12	13
16	17	18	19	20
23	24	25	26	27

Week 5

## ④ Case

case (&lt;expression&gt;)

expr1 : sequential-statement;

expr2 : " " " ;

exprn : sequential-statement;

default : default-statement;

endcase

- Each Sequential-statement can be a single statement or a group of statements within "begin --- end".
- can replace a complex "if --- else" Statement for multiway branching.

- The expression is compared to the alternatives (expr1, expr2, etc) in the order they are given.
- if none of the alternative matches the default statement is executed.

## ⑤ Two variations: "Casez" and "Casex"

- The "Casez" Statement treats all "z" value as the case alternative or are Case expression as don't cares.
- The Casex Statement treats all "x" and value in the case item as don't care
   
say [3:0] state; integer next-state;
   
case x(state)

"b1xxx" : next-state = 0;

"bx1xx" : next-state = 1;

"bxx1x" : next-state = 2;

"bxxx" : next-state = 3;

default : next-state = 0;

endcase

Notes

SEPTEMBER 2020						
S	M	T	W	T	F	S
1	2	3	4	5		
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

Week 33

## Asti-tyagi-verilog

August  
Friday  
2020

14

227-139

### Lecture :- ⑭ PROCEDURAL ASSIGNMENT

#### ① "while" loop

while(<expression>)

Sequential Statement;

- The "while" loop executes until the expression is not true.
- The Sequential Statement can be a single statement or a group of statements within "begin --- end".

Example 6

```
integer mycount;
initial begin
    myCount = 0;
    while (myCount <= 250)
        begin
```

```
        $display ("myCount : %d", myCount);
        myCount = myCount + 1;
    end
```

endmodule

#### ② "for" loop

for (expr1; expr2; expr3)

Sequential Statement;

The "for" loop executes as long as the expression  $expr_3$  is true.

The Sequential Statement can be a single statement or a group of statements "begin --- end".

① The "for" loop consists of three parts:

② An initial condition( $expr_1$ ).  
③ A check to see if the terminating condition is true ( $expr_2$ ).

④ A procedural assignment to change the value of the control variable ( $expr_3$ ).

⑤ The "for" loops can be conveniently used to initialize an array or memory.

Notes

15

August  
Saturday  
2020

228-138

Example

```

integer myCount;
reg [100:1] data;
integer i;
initial
    @ex for (myCount = 0; myCount <= 255; myCount = myCount + 1)
        $display ("my Count: %d", myCount);

```

ex② initial

```

for(i=1; i<=100; i=i+1)
    data[i] = 1'b0;

```

### ① "repeat" loop

repeat (<expression>)

Sequential Statement;

- The "repeat" Construct executes the loop a fixed number of times
- It cannot be used to loop on a general logical expression like "while".


16 Sunday example

Notes

```

reg clock;
initial begin
    clock = 1'b0;
    repeat (100)
        #5 clock ~=
    end

```



SEPTEMBER 2020						
S	M	T	W	T	F	S
1	2	3	4	5		
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

Week 34

August  
Monday  
2020

17

230-136

### ⑨ "FOREVER" loop

forever

Sequential Statement:

- The "forever" loop is typically used along with timing specifiers.

- if delay is not specified the simulator, the simulator would execute this statement

indefinitely without advancing \$time

- rest of always @ will never be executed.

- The "forever" Construct does not use any expression and executes forever until \$finish is encountered the testbench
- Equivalent a "while" loop for which the expression is always true.
- The Sequential Statement can be a single statement or a group of statements within "begin---end".

//clock generation using "forever" Construct reg'dk;

initial

begin

clk = 1'b0;

forever #5 clk = ~clk; //clk period of 10 units

end

### OTHER CONSTRUCTS - Available

[#(time value)]

- mask a block suspend for "time-value" units of time.
- The time unit can be specified using the timescale command.

Notes

18

August  
Tuesday  
2020

231-135

## @ (event-expression)

M	T	W	T	F	S	S
30	31					
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28

Week 34

SEPT	M
6	7
13	14
20	21
27	28

9

10

11

12

1

2

3

4



5

6

7

8

- makes a Block suspend for "time-value" units of time.
- The time unit can be specified using the 'timescale' keyword.
- Makes a Block suspend until "event-expression" triggers.
- Various keywords associated with "event-expression" shall be discussed with examples.
- The event expression specifies the event that is required to resume execution of the procedural block.
- The event can be any one of the following:
  - (a) Change of a single value.
  - (b) Positive or negative edge occurring on signal (Posedge or negedge).
  - (c) List of above-mentioned events, separated by "or" or comma.
- A "Posedge" is any transition from {0,x,z} to 1, and from 0 to {z,x}.



always @ (Posedge x)

Notes

{for Posedge}

{negedge}

Example

- @ (in)
- @ (a or b or c)
- @ (a & b & c)

if "in" changes

if any of "a", "b" &amp; "c" changes

if -- do --

September 2020						
S	M	T	W	T	F	S
1	2	3	4	5		
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

August  
Wednesday  
2020

19

232-134

Week 34

- @ (Posedge clk)      // Posedge of "clk"
- @ (Posedge clk or negedge reset)      // Positive edge of "clk"  
or negative edge of "reset"
- @ (\*)      // any variable changes

Example // D flip-flop with synchronous set and reset

```
module dff (q, qbar, d, set, reset, clk);
    input reg q;
    output reg qbar;
    assign qbar = ~q;
    always @ (Posedge clk)
        begin
            if (reset == 0) q <= 0;
            else if (set == 0) q <= 1;
            else q <= d;
        end
    endmodule
```

Example // D flip-flop with asynchronous set and reset

```
module dff (q, qbar, d, set, reset, clk);
    input d, set, reset;
    output reg q;
    output reg qbar;
    assign qbar = ~q;
    always @ (Posedge clk or negedge set or negedge reset)
        begin
            if (reset == 0) q <= 0;
            else if (set == 0) q <= 1;
            else q <= d;
        end
    endmodule
```

20

August  
Thursday

2020 Astityagi-verilog


233-133

S	M	T	W	T	F	S
30	31					
2	3	4	5	6	7	
9	10	11	12	13	14	
16	17	18	19	20	21	
23	24	25	26	27	28	

Week 34

// Transparent (means no clock) latch with enable.

```
module latch (q, qbar, din, enable);  
    input din, enable;  
    output reg q;  
  
    assign qbar = ~q;  
    always @ (din or enable)  
        begin  
            if (enable) q = din;  
        end  
endmodule
```



Latch means  
level triggers

### Lecture :- ⑯ PROCEDURAL ASSIGNMENT EXAMPLES

① // A Combinational logic example module mux21

```
module mux21 (in1, in0, s, f);  
    input in1, in0, s;  
    output reg f;
```

always @ (in1 or in0 or s)  
 if (s)

f = in1;

else

f = in0;

endmodule

S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

August  
Friday  
2020

21

234-132

Week 34

- An event expression in the "always" block triggers whenever at least one of "in1", "in0" or 's' changes
- The "or" keyword specifies the condition

## // A Combinational logic example

```
module mux21 (in1, in0, s, f);
    input in1, in0, s;
    output reg f;
```

```
always @ (in1, in0, s)
    if (s)
        f = in1;
    else
        f = in0;
endmodule
```

- An alternate way to specify the event Condition by using comma instead of "or".
- Supported in later version of verilog.

## ② A Combinational logic example

```
module mux21 (in1, in0, s, f);
```

```
    input in1, in0, s;
```

```
    output reg f;
```

```
    always (@ (*))
```

```
        if (s)
```

```
            f = in1;
```

```
        else f = in0;
```

Notes

22

August  
Saturday  
2020

235-131

- An alternate way to specify the event conditions by using a "\*", instead of naming the variable.
- "\*" is activated whenever any of the variables change.

### ● A Sequential logic Example

```
1 module diff-negedge (D, clock, Q, Qbar);  
2     input D, clock;  
3     output reg Q, Qbar;  
4  
5     always @ (negedge clk)
```

```
6         begin  
7             Q = D;  
8             Qbar = ~D;  
9         end
```

```
10    endmodule
```

The keyword "negedge" means at the negative going edge of the specified signal.

23 Sunday

Similarly, we can use "Posedge".

Notes • we can combine various triggering conditions by separating them by commas or "or".

						2020
1	2	3	4	5	6	
7	8	9	10	11	12	
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

August  
Monday  
2020

24

Week 35 // 4-bit Counter with asynchronous reset

237-129

module Counter (clk, rst, count);

input CLK, rst;

output reg [3:0] Count;

always @ (posedge CLK or posedge rst)

begin

if (rst)

Count <= 0;

else

Count <= Count + 1;

end

endmodule

→ The event condition triggers when either a positive edge of "CLK" comes, or a positive edge of "rst".

// Another Sequential logic Example

module Incomp\_State\_Spec ( curr\_state, flag );

input [0:1] curr\_state;

output reg [0:1] flag;

always @ (curr\_state)

case (curr\_state)

0 : flag = 2;

1 : flag = 0;

endcase

endmodule

Notes

# 25

August  
Tuesday  
2020

Verilog

238-128

Week 25

9 10 11 12 13 14 15  
16 17 18 19 20 21 22  
23 24 25 26 27 28 29

13  
20  
27

## Lecture: (16) INTRODUCTION to Blocking AND Non Blocking

### Procedural Assignment:

- Procedural assignment statement can be used to update variable of types "reg", "integer", "real" or "time".
- The value assigned to a variable remains unchanged until another procedural assignment statement assigns a new value to the variable.
- this is different from continuous assignment (using "assign") that result in the expression on the RHS to continuously drive the "net" type variable on the left.

### Two types of Procedural assignment statements:

- (a) Blocking (denoted by "=").
- (b) Non-blocking (" ", "<=")

- The left-hand side of a procedural assignment can be one of:

- (a) A register type variable ("reg", "integer", "real", or "time")
- (b) A bit select of these variable (eg  $\text{sum}[15]$ )
- (c) A part select of these variable (eg  $\text{IR}[31:26]$ )
- (d) A concatenation of any of the above.

- The right-hand side can be any expression consisting of "net" and "register" type variable that evaluates to a value.

- Procedural assignment statement can only appear within procedural blocks ("initial" or "always").

SEPTEMBER 2020						
S	M	T	W	F	S	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

Week 35

August  
Wednesday  
2020

26

239-127

### (i) Blocking Assignment

#### → General Syntax

variable-name := [ delay or event-control ] expression;

- The "=". operator is used to specify blocking assignment.
- Blocking assignment statement are executed in the order they are specified in a procedural block.
- The target of an assignment gets update before the next sequential statement in the procedural block is executed.
- They do not block execution of statements in other procedural blocks.
- This is the recommended style for modeling combinational logic.

- Blocking assignment can also generate sequential circuit elements during synthesis (e.g. incomplete specification in multi-way branching with "case").
- An example of blocking assignment

integer a, b, c;  
initial

begin

a = 10; b = 2; c = 15;

a = b + c

b = a + 5

c = a - b;

end

Notes

(x) @ events  
(x) triggers  
STD = D C H  
IF D = 10 C H  
D + 5 = D C H  
10 + 5 = 15 C H  
15 = 15 C H

27

August  
Thursday  
2020

S	M	T	W	T	F	S
30	31					
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28

Week 3

240-126

module blocking example;

begin reg [31:0] A, B; integer Sum;

initial begin

x=1'b0; y=1'b0; z=1'b1

Sum=1;

A=31'b0; B=31'hbabababab;

#5 A[5]=1'b1;

#10 B[31:29]={x,y,z};

Sum=Sum+5;

//at time = 0

//at time = 5

//at time = 10

//at time = 15

//at time = 15

//at time = 15

end  
endmodule

→ Simulation of An Example :-

- For Blocking Assignment :-

→ It means any variable changes

module blocking assign;  
reg a, b, c, d;  
always @(\*)  
repeat (4)  
begin  
#5 a = b+c;  
#5 d = a-3;  
#5 b = d+10;  
#5 c = c+1;

Notes

end

SEPTEMBER 2020						
S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

Week 35

August  
Friday  
2020

28

241-125

## (ii) NON-BLOCKING ASSIGNMENT

- General Syntax:

variable\_name <= [delay-or-event-control] expression;

- The ' $<=$ ' operator is used to specify non-blocking assignment.
- Non-blocking assignment statement allows scheduling of assignment without blocking execution of statement that follows within the procedural block.
- The assignment to the target gets scheduled for the end of the simulation cycle (at the end of the procedural block).
- Statement subsequent to the instruction under consideration are not blocked by the assignment.
- Allows concurrent procedural assignment, suitable for sequential logic.

- This is the recommended style for modeling sequential logic.
- Several "reg" type variable can be assigned synchronously under the control of a common clock.

Notes

```
integer a, b, c;
initial begin
    a = 10; b = 20; c = 15;
end
```

```
initial begin
    a <= #5 b + c; } c <= #5 a - b;
    b <= #5 a + 5; } end
```

29

August  
Saturday  
2020

242-124

eg → Non-blocking assignment with a clock:-

```
always @ (Posedge clk)
begin
    a <= b & c;
    b <= a ^ d;
    c <= a | b;
end
```

All assignments take place Synchronously at the rising edge of the clock.

mp Swapping value of two variables "a" and "b"

```
always @ (Posedge clk)
    a = b;
```

```
always @ (Posedge clk)
    b = a;
```

- Either  $a=b$  will execute before  $b=a$ , or vice versa depending on simulator implementation.
- Both registers will get the same value (either "0" or "1").
- Race Condition

30 Sunday

-in case of non-Blocking assignment

```
Notes
always @ (Posedge clk)
    a <= b;
```

```
always @ (Posedge clk)
    b <= a;
```

S	M	T	W	F	S
1	2	3	4	5	6
7	8	9	10	11	12
14	15	16	17	18	19
21	22	23	24	25	26
28	29	30			

Week 36

August  
Monday  
2020

31

244-122

- Here the variable are correctly swapped.
- All RHS Variable are read first and assigned to LHS variables at the positive clock edge.

### ④ Trying to Swap using blocking assignment

```
always @ (posedge clk)
begin
```

```
a = b;
```

```
b = a;
```

```
end
```

→ both "a" and "b" will be getting the value previously stored in "b".

```
always @ (posedge clk)
```

```
begin
```

```
ta = a;
```

```
tb = b;
```

```
a = tb;
```

```
b = ta;
```

```
end
```

- Correct Swapping will occur, but we need two temporary variables "ta" and "tb".

```
module nonblocking assign;
```

```
integer a, b, c, d;
```

```
reg clock;
```

```
always @ (posedge clock)
```

```
begin
```

01

September  
Tuesday  
2020

6	7	8	9	10	4
13	14	15	16	17	11
20	21	22	23	24	18
27	28	29	30	25	26

Week 36

245-121

```

10   a <= b+c;
11   d <= a-8;
12   b <= a+10;
13   c <= c+1;
14   end
  
```

### ① TEST BENCH

initial

begin

```

12   $monitor ($time, "a=%0d , b=%0d , c=%0d ,
13   a=%0d ", a,b,c,d);
  
```

```

1   a=30 ; b=20 ; c=15 ; d=8 ;
2   clock = 0;
  
```

```

2   forever #5 clock = ~clock;
  
```

end

initial

#100 \$finish;

endmodule

### ② Some Rule To Followed:-

- It is recommended that blocking and non-blocking assignment are not mixed in the same "always" block.  
- Simulator may allow, but this is not good design practice.
- Verilog synthesized ignores the delay specified in a procedural assignment statement (blocking or nonblocking)
  - may lead to functional mismatch between the design model and the synthesized netlist.
- A variable cannot appear as the target of both a blocking and a nonblocking assignment.  
- This is not permissible →  $n = n + 5$   
 $n <= 25$

SEPTEMBER						
S	M	T	W	T	F	S
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

02

September  
Wednesday  
2020

NPTEL  
Natyogi-venalog

246-120

## Lecture: ⑯ INTRODUCTION

- we shall be looking at some examples of modeling assignments.
- using blocking and non-blocking
- Objective is to get a feel of the type of assignment statement to use for some particular scenario.
- Avoid some of the "not-so-good" design practices in modeling.

## // 8-to-1 multiplexer : Behavioural description

```
module mux_8to1 (in, Sel, out);
    input [8:0] in;
    input [2:0] Sel;
    output reg out;
    always @(*)
        begin
```

### Case (Sel)

```
        3'b000 : out = in[0];
        3'b001 : out = in[1];
        3'b010 : out = in[2];
        3'b011 : out = in[3];
        3'b100 : out = in[4];
        3'b101 : out = in[5];
        3'b110 : out = in[6];
        3'b111 : out = in[7];
    endcase
```

default : out = 1'bX;

end

endmodule

Notes

OCTOBER						
S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

Week 36

September  
Thursday  
2020

03

247-119

## // up-down Counter (Synchronous clear)

```
module Counter (mode, clr, ld, din, clk, cout);
    input mode, clr, ld, clk;
    input [0:7] din;
    output reg [0:7] cout;
```

always @ (Posedge clk)


if (ld) count <= din;

else if (clr) count <= 0;

else if (mode) count <= count + 1;

else count <= count - 1;

endmodule



## // Parameterized design : An n-bit Counter

```
module Counter (clear, clock, count);
```

Parameter n = 7;

Input clear, clock;

Output reg [0:n] Count;

always @ (posedge clock)

if (clear)

count <= 0;

else

count <= count + 1;

endmodule

1	2	3	4	5
6	7	8	9	10
13	14	15	16	17
20	21	22	23	24
27	28	29	30	

# 04

September  
Friday  
2020

Week 38

248-118

- make a assign general for any number of bits.
- 9 - using the keyword "Parameters".
- Parameters value are substituted before Simulator or Synthesis.

- ① //using more than one clocks in a module

```

12 module multiple_clk (clk1, clk2, a,b,c,f1,f2);
1   output reg f1, f2; input clk1, clk2, a,b,c;
1   always @ (posedge clk1)
2     f1 <= a & b;
2   always @ (negedge clk2)
3     f2 <= b ^ c;
3 endmodule

```

- ② //using multiple edges of the same clock

```

6 module multi_edge_clk (a,b,f,clk);
7   input a,b,clk;
7   output reg f; reg t;
8   always @ (posedge clk)
9     f <= t & b;
8   always @ (negedge clk)
9     t <= a | b;
9 endmodule

```

Notes

						2020
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				
Week 36						

Anti-tyagi Verilog

## II A Ring Counter

September  
Saturday  
2020

05

249-117

```

module ringCounter(clk, init, count);
    input clk, init;
    output reg [7:0] count;
    always @ (Posedge clk)
        begin
            if (init) count = 8'b10000000;
            else begin
                count <= count << 1;
                count[0] <= count[7];
            end
        end
    endmodule.

```

OCTOBER

NOVEMBER

## Lecture: => ⑯ Blocking vs. Non-blocking Assignment

```

begin
    a = #5 b;
    c = #5 a;
end

```

```

begin
    a <= #5 b;
    c <= #5 a;
end

```

The value of "b" will be assigned to "c" 10 time unit after the "begin-end" block starts.

- "a" is scheduled to get the value of "b" 5 time units into the future.
- "c" is also scheduled to get the value of "a" 5 time units into the future.

Value of "c" will be different for the two cases.

07

September  
Monday  
2020


Week 37

251-115

## @ Blocking Example

always @ (posedge clock)  
begin $q_1 = a;$  $q_2 = q_1;$ 

end




Example :-

always @ (posedge clk)  
begin $q_2 = q_1;$  $q_1 = a;$ 

end

Shift register




@ if we simply interchange them it will become a shift register

eg :-

always @ (posedge clock)

 $q_2 \leftarrow q_1;$ 

always @ (posedge clock)

 $q_1 \leftarrow a;$ here is also generally  
the same shift Register

Notes

eg :-

OCTOBER 2020						
M	T	W	T	F	S	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

Week 37

NPTEL

## Anti-tyagi Verilog

September  
Tuesday  
2020

08

252-114

Lecture  $\Rightarrow$  19 Blocking  $\rightarrow$  Non blocking - Assignment Feature

BASIC Idea

- It is possible to combine both blocking and non-blocking assignment in the same procedural block ("always").
- Simulator or synthesis tool support this type of usage.
- However, interpretation of the circuit behavior under mixed usage is not very straightforward.
- Not recommended for designs.
- we shall explain the semantics using two simple examples.
- Such mixing should be avoided in a design.

Example

always @(*)
begin
m = 10;
m = 20;
y = m;
#10;
end

always @()
begin
x = 10;
m = 20;
y <= m;
#10;
end

- Same result will be shown for both the version.
- "x" will be assigned 10 and then 20 both at time 0.
- The value of "x" at time 0 will be assigned to y.  $| x = 20 ; y = 20 |$

OCTOBER

NOVEMBER

DECEMBER

09

September  
Wednesday  
2020

Week 37

253-113

### Keyword GENERATE Blocks

- "generate" statement allows dynamically before the simulation or synthesis begins.
  - Very convenient to create parameterized module descriptions.
  - Example : N-bit carry adder for Arbitration value of N.
- Requires the keywords "generate" and "endgenerate".
- generate instantiations can be carried out for various Verilog blocks:
  - modules, user-defined primitive gates, continuous assignments, "initial" and "always" blocks etc.
  - Generate instances have unique identifiers names and can be referenced hierarchically.

### ② Special "genvar" variables :-

- The keyword "genvar" can be used to declare variable that are used in the evaluation of generate block.
- These variables do not exist during simulation or synthesis.
- The value of a "genvar" can be defined only in a generate loop.
- Every generate loop is assigned a name so that variable inside the generate loop can be referenced hierarchically.

Notes

OCTOBER 2020						
S	M	T	W	T	F	S
1	2	3				
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31

Week 37

September  
Thursday  
2020

10

254-112

Example

module XOR because ( $f, a, b$ );

parameter  $N = 16$ ;

input [ $N-1 : 0$ ]  $a, b$ ;

output [ $N-1 : 0$ ]  $f$ ;

genvar  $P$ ;

generate for ( $P=0$  ;  $P < N$  ;  $P=P+1$ )

begin XOR#P

XOR  $x_q(f[P], a[P], b[P])$ ;

end

endgenerate

endmodule

$\therefore \text{lp} \rightarrow \text{label}$

TEST BENCH :-

module generate\_TB;

reg [15:0]  $x, y$ ;

wire [15:0] out;

XOR because  $a(\cdot), \cdot a(x), b(y)$ ,

initial begin

\$monitor ("x: %b, y: %b, out: %b",  
 $x, y, out$ );

$x = 16'h0000$ ;  $y = 16'h00ff$ ;

#10  $x = 16'h0f0f$ ;  $y = 16'h3333$ ;

#20 \$finish;

end

endmodule

Notes

OCTOBER

DECEMBER

11

September  
Friday  
2020

Week 37

255-111

- Is the bitwise XOR example, the name "XORIP" was given to the generate loop.
- The relative hierarchical names of the xor gates will be  $xorip[0].xg$ ,  $xorip[1].xg$ , ...,  $xorip[15].xg$

## 11 eg② DESIGN OF N-bit Ripple CARRY Adder

12 // Structural gate-level description of a full adder

1 module fullAdder (a,b,c,sum,cout);

2 input a,b,c;

3 output sum, cout;

4 wire t1,t2,t3;

5 XOR G1(t1,a,b), G2(sum,t1,c);

6 And G3(t2,a,b), G4(t3,t1,G1);

7 Or G5(cout,t2,t3);

Endmodule

Notes

S	S	S	S	S	S	S
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	
Week 37						

September  
Saturday  
2020

12

256-110

## Aarti-Iyagi-Venilog

### Verilog Lecture 20) USER - DEFINED PRIMITIVES

User Defined Primitives (UDP) :-

- They are used to define Custom Verilog primitives by the use of lookup tables.
- They can specify:
  - Truth Table for Combinational functions.
  - State-table for Sequential functions.
  - Don't Care, rising and falling edges etc. can be specified

for Combinational  $\langle \text{input}1 \rangle \langle \text{input}2 \rangle \dots \langle \text{input}N \rangle : \langle \text{output} \rangle$ ;

for Sequential functions, state table entries are specified.

$\langle \text{input}1 \rangle \langle \text{input}2 \rangle \dots \langle \text{input}N \rangle : \langle \text{present-state} \rangle : \langle \text{next-state} \rangle$

Some Rules For Using UDP's :-

- The Input terminals to a UDP can only be scalar variables.
- Multiple input terminals can be used.
  - The input terminals are declared as "input".
  - Input entries in the table must be in the same order as the "input" terminal list.

only one scalar output terminal must be used.

→ The output terminal must appear in the beginning of the terminal list.

→ for Combinational UDP's, the output terminal is declared as "output".

→ for Sequential UDP's the output terminal is declared as "reg".

Notes

OCTOBER

NOVEMBER

DECEMBER

14

September  
Monday  
2020

258-108

6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Week 38

- For Sequential VOP's, the state can be initialized with an "initial" statement.
  - This is optional.

### Some Guidelines :-

- user defined Primitives (VOP's) model functionality only.
  - They do not model timing or process technology.
- A functional block can be modeled as a VOP if it has exactly one output.
  - If a block has more than one output, it has to be modeled as a module.
  - as an alternative, multiple VOP's can be used, one per output.
- Inside the Simulator, a VOP is typically implemented as a lookup table in memory.
- The VOP state tables should be specified as completely as possible.
  - for some specified case, the output is set to "x".

### MODELING COMBINATIONAL CIRCUITS

Notes // Full adder sum generation using VOP primitive Vop-Sum (Sum, a, b, c);  
Input a, b, c;  
Output Sum;

S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

September  
Tuesday  
2020

15

259-107

Week 38

table

//	a	b	c	:	sum
0	0	0	0	:	0;
0	0	0	1	:	1;
0	1	0	0	:	1;
1	0	0	0	:	0;
1	1	0	0	:	0;
1	1	1	0	:	1;

endtable

endprimitive

// full adder Carry generation

// using don't care ("?")

Primitive. udp\_cy (cout, a, b, c);

input a, b, c;

output cout;

tables

//	a	b	c	:	cout
0	0	0	?	:	0;
0	0	?	0	:	0;
?	0	0	0	:	0;
1	?	?	?	:	1;

endtable

endprimitive

// instantiating UDP's

// A full adder description

Notes module fullAdder (Sum, cout, a, b, c);

input a, b, c;

output Sum, cout;

udp Sum sum (Sum, a, b, c);

udp\_cy CARRY (cout, a, b, c);

endmodule

OCTOBER

NOVEMBER

DECEMBER

S	M	T	W	T	F	S
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

16

September  
Wednesday  
2020

260-106

UDPs can be instantiated just like any other Verilog module.

// A 4-Input AND Function  
primitive udp\_and4 (f, a,b,c,d);  
input a,b,c,d;  
output f;  
table

	a	b	c	d	f
0	0	?	?	?	:0;
?	0	?	?	?	:0;
?	?	0	?	?	:0;
?	?	?	0	?	:0;
1	1	1	1	1	:1;

end primitive;

MODELING SEQUENTIAL CIRCUITS :-

// A level-sensitive, D type, latch

primitive Dlatch (q,d,clk,clr);

input d, clk, clr;

output reg q;  
initial

q=0; // this is optional

Notes table

	d	clk	clr	
?	?	1	0	:
0	1	0	1	:

end primitive

q-new

0

1

-

!! talk

!! talk

!! talk

!! talk

OCTOBER 2020						
S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

September  
Thursday  
2020

17

Week 38

261-105

## // A T Flip-Flops

primitive TFF ( $q, \text{clk}, \text{clr}$ );

input  $\text{clk}, \text{clr}$ ;

output  $q \in \{0, 1\}$ ;

table

//  $\text{clk} \quad \text{clr} \quad q \quad q_{\text{new}}$

? 1 : 0 ; // FF is cleared

? (10) : - ; // ignore -ve edge of "clr"

(10) 0 : 0 ; // FF toggles at -ve edge of

(10) 0 : 1 ; // -do- "clk"

(0?) 0 : - ; // ignore +ve edge of "clk"

endtable

endprimitive

## // Constructing a 6 bit ripple Counter using T Flip-Flops.

primitive rippleCounter (count, clk, clr);

input clk, clr;

output [5:0] count;

TFF F0 (count[0], clk, clr);

TFF F1 (count[1], count[0], clk, clr);

TFF F2 (count[2], count[1], clk, clr);

TFF F3 (count[3], count[2], clk, clr);

TFF F4 (count[4], count[3], clk, clr);

TFF F5 (count[5], count[4], clk, clr);

endprimitive

18

September  
Friday  
2020

13	14	15	16	17
20	21	22	23	24
27	28	29	30	Week 3

262-104

// A negative edge Sensitive JK Flip-Flops

primitive JKFF (J, K, CLK, CLO);  
output neg Q;

table

	J	K	CLK	CLO	Q	Q-hw		
11	?	?	?	1	:	?	0:	// clear
12	?	?	?	(10)	:	?	-:	// ignore -- no change
13	0	0	(10)	0	:	?	-:	// no change
14	0	1	(10)	0	,	?	: 0	// reset condition
15	1	0	(10)	0	:	?	: 1	// Set condition
16	1	1	(10)	0	:	0	: 1	// toggle condition
17	1	1	(10)	0	:	1	: 0	// toggle condition
18	?	?	(01)	0	:	?	-:	// no change

## ① Some Rule To Follow

- The "?" symbol cannot be specified in an output field.
- The "-" symbol, indicating no change in the state value, can be specified only in an output field.
- The shortcut "o", indicating rising edge, can be used instead of (01).
- The shortcut "f" indicating falling edge, can be used instead of (10).
- The shortcut "\*" indicates any value change in the signal.

Notes

- Verilog is used to describe the low-level hardware.