TI MCU, DSP 및 Xilinx FPGA 프로그래밍 전문가 과정

Innova Lee(이상훈) gcccompil3r@gmail.com


Altium Designer Basics II

Running Altium Designer


Altium Designer 를 구동시키도록 한다.


아래와 같은 로고가 나타나고 실행될 것이다.







Itium Designer (16.1) - C:\aitium_pcb\mported MULII_VIBRATOR.PrjPcb\PAGE1.SchDoc - MUL







JLII_VIBRATOR.PrjPcb\PAGE1.SchDoc - MULII_VIBRATOR.PrjPcb. Not signed in.



	Α
	SCHEMATIC1 : PAGE
Color	Default
Designator	
Graphic	R.Normal
ID	
Implementation	
Implementation Path	
Implementation Type	<none></none>
Location X-Coordinate	380
Location Y-Coordinate	280
Name	INS76
Part Reference	R1
PCB Footprint	AXIAL-0.3
Power Pins Visible	
Primitive	DEFAULT
Reference	R1
Source Library	C:\CADENCE\SPB_16
Source Package	R
Source Part	R.Normal
Value	R

	Α
	SCHEMATIC1 : PAGE1 ■
Color	Default
Designator	
Graphic	LED.Normal
ID	
Implementation	
Implementation Path	
Implementation Type	<none></none>
Location X-Coordinate	380
Location Y-Coordinate	360
Name	INS110
Part Reference	D1
PCB Footprint	LED-0
Power Pins Visible	
Primitive	DEFAULT
Reference	D1
Source Library	C:\CADENCE\SPB_16
Source Package	LED
Source Part	LED.Normal
Value	LED

	Α
	■ SCHEMATIC1 : PAGE1
Color	Default
Designator	
Graphic	HEADER 2.Normal
ID	
Implementation	
Implementation Path	
Implementation Type	<none></none>
Location X-Coordinate	500
Location Y-Coordinate	310
Name	INS26
Part Reference	J1
PCB Footprint	MHDR1X2
Power Pins Visible	
Primitive	DEFAULT
Reference	J1
Source Library	C:\CADENCE\SPB_16
Source Package	HEADER 2
Source Part	HEADER 2.Normal
Value	HEADER 2

기술 변경 명령


변경								
	활성	∇	행동	영형	· 대상		영형	· 문서
= (Add Components(3)					
		~	Add		D1	То		orcad_altium_interconnect.PcbDoc
		✓	Add		J1	То		orcad_altium_interconnect.PcbDoc
		~	Add		R1	То	!!!! !	orcad_altium_interconnect.PcbDoc
3 [Add Nets(3)					
		~	Add	≈	GND	То		orcad_altium_interconnect.PcbDoc
		✓			NetD1_2	То		orcad_altium_interconnect.PcbDoc
		~	Add	≈	VCC	То		orcad_altium_interconnect.PcbDoc
3 (Add Component Classes(1)					
		✓	Add		PAGE1	То		orcad_altium_interconnect.PcbDoc
3 (Add Rooms(1)					
		~	Add	❷	Room PAGE1 (Scope=InComponentClass('PAG	То		orcad_altium_interconnect.PcbDoc

변경 검증


변경 실행 변경 보고서 (<u>R</u>)...


___오류만 표시


				상태	
영향 대상		영형	· 문서	검사	마침
■ D1	То		orcad_altium_interconnect.PcbDoc	②	⊘
	То		orcad_altium_interconnect.PcbDoc	②	⊘
₽ R1	То		orcad_altium_interconnect.PcbDoc	⊘	⊘
≈ GND	То		orcad_altium_interconnect.PcbDoc	©	⊘
₹ NetD1_2	То		orcad_altium_interconnect.PcbDoc	⊘	⊘
≈ vcc	То		orcad_altium_interconnect.PcbDoc	⊘	⊘
PAGE1	То		orcad_altium_interconnect.PcbDoc	©	②
Room PAGE1 (Scope=InCompon	entClass('PAG To		orcad_altium_interconnect.PcbDoc	©	⊘



Nation | Cartesian Grid Editor [mil]







O 를 누르고 D 를 누른다.

PCB 보기 환경설정 선택

이름	종류	^
Altium Standard 2D	2D simple	
Altium Transparent 2D	2D simple	
Altium 3D Black	3D	
Altium 3D Blue	3D	
Altium 3D Brown	3D	
Altium 3D Color By Layer	3D	
Altium 3D Dk Green	3D	
Altium 3D Lt Groon	3D	~

경로

 $\label{lem:capple_AppData} $$ C:\Users\apple\AppData\Roaming\Altium\Altium Designer $$$

{9904BBDB-6637-467D-8426-53F7AAC6C039}\View Configurations\Altium Standard 2D.config_2dsimple

폴더 탐색 ...


설명


Altium Standard 2D

동작


새로운 보기 환경설정 생성 ...


기판 레이어 및 색상 표시	/숨김 보기 옵션 투명	도	
원호 (<u>A</u>)	채움 (L)	패드 (<u>P</u>)	다각형 (<u>G</u>)
● 전체	⊚ 전체	⊚ 전체	● 전체
○외곽	○외곽	○외곽	○외곽
○숨김	○숨김	○숨김	○숨김
치수 (<u>M</u>)	문자 (<u>S</u>)	선 (1)	비아 (/)
전체	◉ 전체	⊚ 전체	● 전체
○외곽	○외곽	○외곽	○외곽
○숨김	○숨김	○숨김	○숨김
좌표 (<u>O</u>)	룸 (R)	영역 (E)	3차원 몸체 (<u>B</u>)
● 전체	◉ 전체	⊚ 전체	⊚ 전체
○외곽	○외곽	○외곽	○외곽
○숨김	○숨김	○숨김	○숨김
☑ 임베디드 기판 배열	표시 (Y)		
Show Design Views			
모두 전체 (<u>F</u>)	모두 외곽 (<u>D</u>)	모두 숨김 (H) 에서	d/으로 설정 <u>.</u>
이전 전체 (I)	이전 외곽 (<u>N</u>)	이전 토글 (<u>W</u>)	







TI_VIBRATOR.PrjPcb\openorcad_altium_interconnect.PcbDoc * - MULTI_VIBRATOR.PrjPcb. Not signed in.












.II_VIBRATOR.PrjPcb\orcad_altium_interconnect.PcbDoc * - MULTI_VIBRATOR.PrjPcb. Not signed in.









	Arc	Track	SMD Pad	TH Pad	Via	Fill	Poly	Region	Text
Arc	0.254								
Track	0.254	0.254							
SMD Pad	0.254	0.254	0.254						
TH Pad	0.254	0.254	0.254	0.254					
Via	0.254	0.254	0.254	0.254	0.254				
Fill	0.254	0.254	0.254	0.254	0.254	0.254			
Poly	0.254	0.254	0.254	0.254	0.254	0.254	0.254		
Region	0.254	0.254	0.254	0.254	0.254	0.254	0.254	0.254	
Text	0.254	0.254	0.254	0.254	0.254	0.254	0.254	0.254	0.254

	Arc	Track	SMD Pad	TH Pad	Via	Fill	Poly	Region	Text
Arc	5								
Track	5	5							
SMD Pad	5	5	5						
TH Pad	0.254	0.254	0.254	0.254					
Via	0.254	0.254	0.254	0.254	0.254				
Fill	0.254	0.254	0.254	0.254	0.254	0.254			
Poly	0.254	0.254	0.254	0.254	0.254	0.254	0.254		
Region	0.254	0.254	0.254	0.254	0.254	0.254	0.254	0.254	
Text	0.254	0.254	0.254	0.254	0.254	0.254	0.254	0.254	0.254




onstraints





- ◉ 배선/원호의 최대/최소 두께 개별 검사
- 물리적으로 연결된 구리의 최대/최소 두께 검사 (호, 채움, 패드 및 비아)
- □구동 특성 임피던스 폭
- ☑레이어 스택의 레이어만

이어 속성			레이어 스택 참조		절C	H 레이어
최소 폭	우선 크기	최대 폭	이름	색인		이름
0.254mm	0.381mm	0.762mr	n Top Layer	32		TopLayer
0.254mm	0.381mm	0.762mr	n Bottom Layer	33		BottomLayer




lectrical TClearance TClearance Short-Circuit TUn-Routed Net Tun-Connected Pin T Modified Polygon outing ₩idth ---≌Width Routing Topology Routing Priority Routing Layers -- RoutingLayers Routing Corners Routing Via Style **≈**RoutingVias* Fanout Control S Differential Pairs Routing MΤ 1ask








⊕ Paste Mask Expansion

I Dlane













need above intolligation for it control signed in 고서 (<u>R</u>) <u>W</u>indow 도움말 (<u>H</u>) ard 2[▼ 🖟 🥍 🧿 <equation-block> 🗀 🕮 🔥 [No Variations] ▼ 📟 atic Document ་ 🕮 (3) o 비아 배치 m_interconnect.PcbDoc * ་ 🖹 (5) Text Document 🕆 NEIDI **GND**











ATOR.PrjPcb\u00e4orcad_altium_interconnect.PcbDoc * - MULTI_VIBRATOR.PrjPcb. Not sign















RATOR.PrjPcb₩orcad_altium_interconnect.PcbDoc - MULTI_VIBRATOR.PrjPcb. Not signed in.



vernication Report

raint (Gap=0.254mm) (All),(All)

2018-08-24 ¿ÀÈÄ 6:24:58 00:00:01

C:\altium pcb\Imported MULTI VIBRATOR.PrjPcb\orcad altium interconnect.PcbDoc

Warni Rule V

0

Messag	ges						▼ ×
Class	Document	Source Message			Time	Date	No.
- (171111 - 01	, <u>(1110)</u> . ESF	my proceed remains y my					
(Min=0.2	254mm) (Max=0.2	.54mm) (Preferred=0.254mm) (Al	D				
nect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)							
nect Rule(Rener Connect /(L	parision - 0.500mm/ (conductor	Width-0.254mm) (All G	ap-0.23411111) (EII	111C3-4/ (F	<u> </u>	