Xilinx Zynq FPGA, TI DSP, MCU 기반의 프로그래밍 및 회로 설계 전문가 과정

FPGA STEP MOTOR CONTROL


1. Vivado New Project


Next




Project Name : step_motor_test


Project Location: /home/siyun/vivado_workspace/step_motor_test/hardware/









finish





Tools → create and package New IP











finish

먼저 sub module 부터 수정


```
// Users to add ports here
input wire PWM_SIG,
input wire Z_SIG,
output reg PWM1,
// User ports ends

// user reg
reg PAST_Z_SIG;
reg PAST_PWM_SIG;
reg [31:0] counter;
reg [31:0] PAST_PWM_DUTY;
reg [31:0] PAST_PWM_PERIOD;
reg [31:0] pwm_counter;
reg [31:0] duty;
reg [31:0] period;
```

```
assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
always @(*)
begin
      // Address decoding for reading registers
      case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS: ADDR_LSB] )
       3'h0 : reg_data_out <= counter;
        3'h1 : reg_data_out <= slv_regl;</pre>
        3'h2 : reg_data_out <= duty;
        3'h3 : reg_data_out <= period;
        3'h4 : reg_data_out <= slv_reg4;
        3'h5 : reg_data_out <= slv_reg5;
       3'h6 : reg_data_out <= slv_reg6;</pre>
        3'h7 : reg_data_out <= slv_reg7;
       default : reg_data_out <= 0;</pre>
      endcase
end
```


```
initial begin
duty <= 32'd15625; //32'd31250;
period <= 32'd31250; //32'd62500;
end
// Add user logic here
always @(posedge S_AXI_ACLK)
begin
   if(slv_reg4 == 32'd0) begin
   pwm counter = pwm counter + 32'd1;
   if(pwm_counter < duty)
   begin
       PWM1 <= 1'b1;
   end
   else if(pwm_counter >= duty)
   begin
      PWM1 <= 1'b0;
       if(pwm_counter == period)
       begin
       pwm_counter <= 32'd0;</pre>
       end
  end
   end
   if(slv_reg4 == 32'dl) begin
       if(Z_SIG ==1) begin
           pwm_counter <= 32'd0;
           PWM1 <= 0;
           end
   end
   if(PWM_SIG == 1 && PAST_PWM_SIG == 0)
   begin
   if(counter > 32'd399) begin
                  counter <= 32'd0;
                  end
       counter <= counter + 32'd1;
       end
       PAST_PWM_SIG <= PWM_SIG;
end
         // Users to add ports here
                 input wire PWM SIG,
                 input wire Z SIG,
                 output wire PWMl,
         // User ports ends
```


top module



그 후 원래 프로젝트로 돌아와서 create block design

IP INTEGRATOR
 Create Block Design







add ip

▶ Designer Assistance available. Run Block Automation Run Connection Automation


run block automation 후 run connection automation







회로 오류 검사












consraint add source




✓ IMPLEMENTATION


Run Implementation










> Open Hardware Manager









siyun@siyun-CR62-6M:~/vivado_workspace/step_motor_test\$ petalinux-create -t project -n software --template zynq

siyun@siyun-CR62-6M:~/vivado_workspace/step_motor_test/software\$ petalinux-config --get-hw-description ../hardware/step_motor_test.sdk



siyun@siyun-CR62-6M:~/vivado_workspace/step_motor_test/software\$ petalinux-config



INFO] oldconfig linux/u-boot
siyun@siyun-CR62-6M:~/vivado_workspace/step_motor_test/software\$ petalinux-config -c kernel

siyun@siyun-CR62-6M:~/vivado_workspace/step_motor_test/software\$ petalinux-config -c rootfs

siyun@siyun-CR62-6M:~/vivado_workspace/step_motor_test/software/subsystems/linux/configs/device-tree\$ vi system-top.dts

```
1 /dts-v1/;
2 /include/ "system-conf.dtsi"
3 / {
4 };
 5 &clkc {
           ps-clk-frequency = <500000000>;
б
7 };
8 &flash0{
9
           compatible = "s25fl128s1";
10 };
11 &usb0{
           dr mode = "otg";
12
13 };
14 &gem0{
15
           phy-handle = <&phy0>;
           mdio{
16
17 #address-cells = <1>;#size-cells = <0>;
18 phy0: phy01{
19
                 compatible = "realtek,RTL8211E";
20
                 device_type = "ethernet-phy";
21
                 reg = <1>;
22
         };};
23 };
24 &My_ALLSTEP_Core_0 {
25
          compatible = "generic-uio";
26 };
```

siyun@siyun-CR62-6M:~/vivado workspace/step_motor_test/software\$ petalinux-create -t apps -n device driver --enable

styungstyun-tkoz-om:~/vtvado_workspace/step_motor_test/sortware; cd components/apps/device_driver/
siyun@siyun-CR62-6M:~/vivado_workspace/step_motor_test/software/components/apps/device_driver; vi device_driver.c

```
#include <stdio.h>
  2 #include <stdlib.h>
3 #include <unistd.h>
  4 #include <sys/mman.h>
5 #include <fcntl.h>
  6 #define ALLSTEP_MAP_SIZE
                                           0x10000
  8 #define ALLSTEP_REG0
9 #define ALLSTEP_REG1
10 #define ALLSTEP_REG2
  11 #define ALLSTEP_REG3
12 #define ALLSTEP_REG4
                                      0x4
  14 int main(void)
_______
                                      STEP MOTOR CONTROLLER REGISTER MAP
                PULSE COUNTER = slv_reg0 -- *((unsigned int*)ptr + 0)

CUR DUTY = slv_reg2 -- *((unsigned int*)ptr + 2)

CUR PERIOD = slv_reg3 -- *((unsigned int*)ptr + 3)

PWM RUN/STOP FLAG = slv_reg4 -- *((unsigned int*)ptr + 4)
                                                                                                        RDONLY
                                                                                                        RDONLY
                                                                                                        RDONLY
                                                                                                        WRONLY
                DEGREE
                                            = slv_reg0 x 0.9
                IF YOU SELECT RUN MODE
                                                   --- slv_reg4 <= 0 (write 0)
                IF YOU SELECT STOP MODE --- slv_reg4 <= 1 (write 1)</pre>
                unsigned int degree = 0;
                int fd;
                void *ptr;
fd = open("/dev/uio0", O_RDWR);
                 if(fd < 1)
                 {
                           printf("Invalid UIO Device File: uio0\n");
                            return -1;
                printf("uio0 open success!\r\n");
ptr = mmap(NULL, ALLSTEP_MAP_SIZE, PROT_READ|PROT_WRITE, MAP_SHARED, fd, 0);
                 *((unsigned int*)ptr +4) = 0;
                 while(1)
                degree = *((unsigned int*)ptr +0) * 0.9;
printf("degree = %d\n",degree);
                 return 0;
```

```
siyun@siyun-CR62-6M:~/vivado_workspace/step_motor_test$ cd software/
siyun@siyun-CR62-6M:~/vivado_workspace/step_motor_test/software$ petalinux-build
INFO: Checking component...
INFO: Generating make files and build linux
INFO: Generating make files for the subcomponents of linux
INFO: Building linux
[INFO ] pre-build linux/rootfs/device_driver
[INFO ] pre-build linux/rootfs/fwupgrade
[INFO ] pre-build linux/rootfs/peekpoke
[INFO ] build system.dtb
[INFO ] build linux/kernel
```

siyun@siyun-CR62-6M:~/vivado_workspace/step_motor_test/software/images/linux\$ petalinux-package --boo
t --fsbl zynq_fsbl.elf --fpga ../../../hardware/step_motor_test.runs/impl_1/design_1_wrapper.bit --uboot --force

```
verilog all code sub module
```

```
`timescale 1 ns / 1 ps
        module My_ALLSTEP_Core_v1_0_S00_AXI #
                // Users to add parameters here
                // User parameters ends
                // Do not modify the parameters beyond this line
                // Width of S_AXI data bus
                parameter integer C_S_AXI_DATA_WIDTH
                                                                   = 32,
                // Width of S_AXI address bus
                parameter integer C S AXI ADDR WIDTH
                                                                   = 5
        )
        (
                // Users to add ports here
    input wire PWM_SIG,
    input wire Z_SIG,
    output reg PWM1,
                // User ports ends
                // Do not modify the ports beyond this line
                // Global Clock Signal
                input wire S_AXI_ACLK,
                // Global Reset Signal. This Signal is Active LOW
                input wire S_AXI_ARESETN,
                // Write address (issued by master, acceped by Slave)
                input wire [C_S_AXI_ADDR_WIDTH-1:0] S_AXI_AWADDR,
                // Write channel Protection type. This signal indicates the
                // privilege and security level of the transaction, and whether
                // the transaction is a data access or an instruction access.
                input wire [2:0] S_AXI_AWPROT,
                // Write address valid. This signal indicates that the master signaling
                // valid write address and control information.
                input wire S_AXI_AWVALID,
                // Write address ready. This signal indicates that the slave is ready
                // to accept an address and associated control signals.
                output wire S_AXI_AWREADY,
                // Write data (issued by master, acceped by Slave)
                input wire [C S AXI DATA WIDTH-1:0] S AXI WDATA,
                // Write strobes. This signal indicates which byte lanes hold
                // valid data. There is one write strobe bit for each eight
                // bits of the write data bus.
                input wire [(C_S_AXI_DATA_WIDTH/8)-1:0] S_AXI_WSTRB,
                // Write valid. This signal indicates that valid write
                // data and strobes are available.
                input wire S AXI WVALID,
                // Write ready. This signal indicates that the slave
```

```
// can accept the write data.
            output wire S_AXI_WREADY,
            // Write response. This signal indicates the status
            // of the write transaction.
            output wire [1:0] S_AXI_BRESP,
            // Write response valid. This signal indicates that the channel
            // is signaling a valid write response.
            output wire S_AXI_BVALID,
            // Response ready. This signal indicates that the master
            // can accept a write response.
            input wire S AXI BREADY,
            // Read address (issued by master, acceped by Slave)
            input wire [C_S_AXI_ADDR_WIDTH-1:0] S_AXI_ARADDR,
            // Protection type. This signal indicates the privilege
            // and security level of the transaction, and whether the
            // transaction is a data access or an instruction access.
            input wire [2:0] S AXI ARPROT,
            // Read address valid. This signal indicates that the channel
            // is signaling valid read address and control information.
            input wire S_AXI_ARVALID,
            // Read address ready. This signal indicates that the slave is
            // ready to accept an address and associated control signals.
            output wire S AXI ARREADY,
            // Read data (issued by slave)
            output wire [C_S_AXI_DATA_WIDTH-1:0] S_AXI_RDATA,
            // Read response. This signal indicates the status of the
            // read transfer.
            output wire [1:0] S_AXI_RRESP,
            // Read valid. This signal indicates that the channel is
            // signaling the required read data.
            output wire S AXI RVALID,
            // Read ready. This signal indicates that the master can
            // accept the read data and response information.
            input wire S AXI RREADY
   );
   // user reg
     reg PAST_Z_SIG;
reg PAST_PWM_SIG;
reg [31:0] counter;
reg [31:0] O counter;
reg [31:0] PAST_PWM_DUTY;
reg [31:0] PAST_PWM_PERIOD;
reg [31:0] pwm_counter;
reg [31:0] duty;
reg [31:0] period;
   // AXI4LITE signals
   reg [C S AXI ADDR WIDTH-1:0]
                                             axi awaddr;
            axi awready:
   reg
            axi_wready;
   reg
   reg [1:0]
                    axi bresp;
            axi_bvalid;
   reg
   reg [C_S_AXI_ADDR_WIDTH-1:0]
                                             axi_araddr;
           axi_arready;
   reg [C_S_AXI_DATA_WIDTH-1:0]
                                             axi_rdata;
   reg [1:0]
                    axi_rresp;
            axi_rvalid;
   reg
   // Example-specific design signals
   // local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
   // ADDR_LSB is used for addressing 32/64 bit registers/memories
   // ADDR_LSB = 2 for 32 bits (n downto 2)
```

```
// ADDR LSB = 3 for 64 bits (n downto 3)
localparam integer ADDR_LSB = (C_S_AXI_DATA_WIDTH/32) + 1;
localparam integer OPT_MEM_ADDR_BITS = 2;
//-- Signals for user logic register space example
//-- Number of Slave Registers 8
reg [C_S_AXI_DATA_WIDTH-1:0]
                                       slv_reg0;
reg [C_S_AXI_DATA_WIDTH-1:0]
                                       slv_reg1;
                                       slv_reg2;
reg [C_S_AXI_DATA_WIDTH-1:0]
                                       slv_reg3;
reg [C S AXI DATA WIDTH-1:0]
                                       slv_reg4;
reg [C_S_AXI_DATA_WIDTH-1:0]
reg [C_S_AXI_DATA_WIDTH-1:0]
                                       slv_reg5;
reg [C S AXI DATA WIDTH-1:0]
                                       slv reg6;
reg [C_S_AXI_DATA_WIDTH-1:0]
                                       slv_reg7;
wire
        slv reg rden;
        slv_reg_wren;
wire
reg [C_S_AXI_DATA_WIDTH-1:0]
                                       reg_data_out;
integer byte_index;
reg
        aw_en;
// I/O Connections assignments
assign S AXI AWREADY
                               = axi awready;
assign S_AXI_WREADY = axi_wready;
assign S_AXI_BRESP
                      = axi_bresp;
assign S_AXI_BVALID = axi_bvalid;
assign S_AXI_ARREADY
                               = axi_arready;
assign S_AXI_RDATA = axi_rdata;
assign S_AXI_RRESP
                       = axi rresp;
assign S AXI RVALID = axi rvalid;
// Implement axi awready generation
// axi awready is asserted for one S AXI ACLK clock cycle when both
// S AXI AWVALID and S AXI WVALID are asserted. axi awready is
// de-asserted when reset is low.
always @( posedge S_AXI_ACLK )
begin
 if (S_AXI_ARESETN == 1'b0)
   axi awready <= 1'b0;
   aw_en <= 1'b1;
  end
 else
  begin
   if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID && aw_en)
    begin
     // slave is ready to accept write address when
     // there is a valid write address and write data
     // on the write address and data bus. This design
     // expects no outstanding transactions.
     axi_awready <= 1'b1;
     aw_en <= 1'b0;
    end
    else if (S_AXI_BREADY && axi_bvalid)
      begin
       aw_en <= 1'b1;
       axi awready <= 1'b0;
      end
   else
    begin
     axi_awready <= 1'b0;
```

```
end
  end
end
// Implement axi_awaddr latching
// This process is used to latch the address when both
// S_AXI_AWVALID and S_AXI_WVALID are valid.
always @( posedge S_AXI_ACLK )
begin
 if ( S_AXI_ARESETN == 1'b0 )
  begin
   axi_awaddr <= 0;
  end
 else
  begin
   if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID && aw_en)
     // Write Address latching
     axi_awaddr <= S_AXI_AWADDR;</pre>
    end
  end
end
// Implement axi_wready generation
// axi_wready is asserted for one S_AXI_ACLK clock cycle when both
// S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is
// de-asserted when reset is low.
always @( posedge S_AXI_ACLK )
begin
 if (S_AXI_ARESETN == 1'b0)
  begin
   axi wready <= 1'b0;
  end
 else
  begin
   if (~axi_wready && S_AXI_WVALID && S_AXI_AWVALID && aw_en )
     // slave is ready to accept write data when
     // there is a valid write address and write data
     // on the write address and data bus. This design
     // expects no outstanding transactions.
     axi_wready <= 1'b1;
    end
   else
    begin
     axi wready <= 1'b0;
    end
  end
end
// Implement memory mapped register select and write logic generation
// The write data is accepted and written to memory mapped registers when
// axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write strobes are used to
// select byte enables of slave registers while writing.
// These registers are cleared when reset (active low) is applied.
// Slave register write enable is asserted when valid address and data are available
// and the slave is ready to accept the write address and write data.
assign slv_reg_wren = axi_wready && S_AXI_WVALID && axi_awready && S_AXI_AWVALID;
always @( posedge S_AXI_ACLK )
```

```
begin
 if (S_AXI_ARESETN == 1'b0)
  begin
   slv_reg0 <= 0;
   slv_reg1 <= 0;
   slv reg2 \le 0;
   slv_reg3 <= 0;
   slv_reg4 <= 0;
   slv_reg5 <= 0;
   slv_reg6 <= 0;
   slv reg7 \le 0;
  end
 else begin
  if (slv reg wren)
   begin
    case (axi awaddr[ADDR LSB+OPT MEM ADDR BITS:ADDR LSB])
     3'h0:
       for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1)
        if ( S_AXI_WSTRB[byte_index] == 1 ) begin
         // Respective byte enables are asserted as per write strobes
         // Slave register 0
         slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
        end
     3'h1:
       for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
        if ( S_AXI_WSTRB[byte_index] == 1 ) begin
         // Respective byte enables are asserted as per write strobes
         // Slave register 1
         slv_reg1[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];</pre>
        end
     3'h2:
       for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1)
        if (S AXI WSTRB[byte index] == 1) begin
         // Respective byte enables are asserted as per write strobes
         // Slave register 2
         slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];</pre>
        end
     3'h3:
       for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1)
        if (S_AXI_WSTRB[byte_index] == 1) begin
         // Respective byte enables are asserted as per write strobes
         // Slave register 3
         slv_reg3[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
        end
     3'h4:
       for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
        if ( S_AXI_WSTRB[byte_index] == 1 ) begin
         // Respective byte enables are asserted as per write strobes
         // Slave register 4
         slv_reg4[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
        end
     3'h5:
       for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
        if ( S_AXI_WSTRB[byte_index] == 1 ) begin
         // Respective byte enables are asserted as per write strobes
         // Slave register 5
         slv_reg5[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
        end
     3'h6:
       for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1)
        if ( S_AXI_WSTRB[byte_index] == 1 ) begin
         // Respective byte enables are asserted as per write strobes
```

```
// Slave register 6
         slv_reg6[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];</pre>
        end
      3'h7:
       for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1)
        if ( S_AXI_WSTRB[byte_index] == 1 ) begin
         // Respective byte enables are asserted as per write strobes
         // Slave register 7
         slv_reg7[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];</pre>
        end
      default: begin
             slv_reg0 <= slv_reg0;
             slv_reg1 <= slv_reg1;
             slv reg2 <= slv reg2;
             slv_reg3 <= slv_reg3;
             slv reg4 <= slv reg4;
             slv_reg5 <= slv_reg5;
             slv_reg6 <= slv_reg6;
             slv_reg7 <= slv_reg7;
            end
     endcase
   end
 end
end
// Implement write response logic generation
// The write response and response valid signals are asserted by the slave
// when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.
// This marks the acceptance of address and indicates the status of
// write transaction.
always @( posedge S_AXI_ACLK )
begin
 if (S_AXI_ARESETN == 1'b0)
  begin
   axi bvalid <= 0;
   axi_bresp <= 2'b0;
  end
 else
   if (axi_awready && S_AXI_AWVALID) && ~axi_bvalid && axi_wready && S_AXI_WVALID)
     begin
      // indicates a valid write response is available
      axi_bvalid <= 1'b1;
      axi_bresp <= 2'b0; // 'OKAY' response</pre>
     end
                   // work error responses in future
   else
     begin
      if (S AXI BREADY && axi bvalid)
       //check if bready is asserted while byalid is high)
       //(there is a possibility that bready is always asserted high)
       begin
        axi_bvalid <= 1'b0;
       end
     end
  end
end
// Implement axi_arready generation
// axi_arready is asserted for one S_AXI_ACLK clock cycle when
// S_AXI_ARVALID is asserted. axi_awready is
// de-asserted when reset (active low) is asserted.
```

```
// The read address is also latched when S_AXI_ARVALID is
// asserted. axi_araddr is reset to zero on reset assertion.
always @( posedge S_AXI_ACLK )
 if (S_AXI_ARESETN == 1'b0)
  begin
   axi_arready <= 1'b0;
   axi_araddr <= 32'b0;
 else
  begin
   if (~axi_arready && S_AXI_ARVALID)
      // indicates that the slave has acceped the valid read address
      axi arready <= 1'b1:
      // Read address latching
      axi_araddr <= S_AXI_ARADDR;</pre>
     end
   else
     begin
      axi_arready <= 1'b0;
     end
  end
end
// Implement axi_arvalid generation
// axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both
// S_AXI_ARVALID and axi_arready are asserted. The slave registers
// data are available on the axi_rdata bus at this instance. The
// assertion of axi rvalid marks the validity of read data on the
// bus and axi rresp indicates the status of read transaction.axi rvalid
// is deasserted on reset (active low). axi rresp and axi rdata are
// cleared to zero on reset (active low).
always @( posedge S_AXI_ACLK )
begin
 if (S_AXI_ARESETN == 1'b0)
  begin
   axi_rvalid <= 0;
   axi_rresp <= 0;
  end
 else
  begin
   if (axi_arready && S_AXI_ARVALID && ~axi_rvalid)
    begin
      // Valid read data is available at the read data bus
      axi_rvalid <= 1'b1;
      axi rresp <= 2'b0; // 'OKAY' response
   else if (axi_rvalid && S_AXI_RREADY)
      // Read data is accepted by the master
      axi_rvalid <= 1'b0;
     end
  end
end
// Implement memory mapped register select and read logic generation
// Slave register read enable is asserted when valid address is available
// and the slave is ready to accept the read address.
assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
always @(*)
```

```
begin
         // Address decoding for reading registers
         case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
          3'h0 : reg_data_out <= counter;
          3'h1 : reg_data_out <= slv_reg1;
          3'h2 : reg_data_out <= duty;
          3'h3 : reg_data_out <= period;
          3'h4 : reg_data_out <= slv_reg4;
          3'h5 : reg_data_out <= slv_reg5;
          3'h6 : reg_data_out <= slv_reg6;
          3'h7 : reg_data_out <= slv_reg7;
          default : reg_data_out <= 0;</pre>
         endcase
      end
      // Output register or memory read data
      always @( posedge S_AXI_ACLK )
      begin
       if (S_AXI_ARESETN == 1'b0)
        begin
         axi_rdata <= 0;
        end
       else
        begin
         // When there is a valid read address (S_AXI_ARVALID) with
         // acceptance of read address by the slave (axi_arready),
         // output the read dada
         if (slv_reg_rden)
          begin
            axi_rdata <= reg_data_out; // register read data</pre>
        end
      end
initial begin
duty <= 32'd15625;//32'd31250;
period <= 32'd31250;//32'd62500;
end
      // Add user logic here
      always @(posedge S_AXI_ACLK)
      begin
       if(slv_reg4 == 32'd0) begin
       pwm counter = pwm counter + 32'd1;
       if(pwm_counter < duty)
       begin
          PWM1 <= 1'b1;
       end
       else if(pwm_counter >= duty)
       begin
          PWM1 <= 1'b0;
          if(pwm_counter == period)
          begin
          pwm_counter <= 32'd0;
          end
       end
       end
```

```
if(slv_reg4 == 32'd1) begin
          if(Z_SIG == 1) begin
            pwm_counter <= 32'd0;
            PWM1 \le 0;
            end
       end
       if(PWM_SIG == 1 && PAST_PWM_SIG == 0)
       begin
       if(counter > 32'd399) begin
          counter <= 32'd0;
          end
          counter <= counter + 32'd1;</pre>
          end
          PAST_PWM_SIG <= PWM_SIG;
          if(Z_SIG == 1'b1)
          begin
            O_counter <= 32'd1;
            end
          if(Z_SIG == 1'b0) begin
            O_counter <= 32'd0;
            end
           */
      end
//slv_reg0 = pulse counter
// slv_reg1 = Z counter
// slv_reg2 = step motor duty
// slv_reg3 = step motor period
//slv_reg4 = PWM_RUN/STOP_FLAG
// User logic ends
      endmodule
```

Verilog code top module

```
input wire Z_SIG,
        output wire PWM1,
               // User ports ends
               // Do not modify the ports beyond this line
               // Ports of Axi Slave Bus Interface S00_AXI
               input wire s00_axi_aclk,
               input wire s00_axi_aresetn,
               input wire [C_S00_AXI_ADDR_WIDTH-1:0] s00_axi_awaddr,
               input wire [2:0] s00 axi awprot,
               input wire s00_axi_awvalid,
               output wire s00_axi_awready,
               input wire [C S00 AXI DATA WIDTH-1:0] s00 axi wdata,
               input wire [(C_S00_AXI_DATA_WIDTH/8)-1:0] s00_axi_wstrb,
               input wire s00 axi wvalid,
               output wire s00 axi wready,
               output wire [1:0] s00_axi_bresp,
               output wire s00_axi_bvalid,
               input wire s00_axi_bready,
               input wire [C_S00_AXI_ADDR_WIDTH-1:0] s00_axi_araddr,
               input wire [2:0] s00_axi_arprot,
               input wire s00 axi arvalid,
               output wire s00 axi arready,
               output wire [C_S00_AXI_DATA_WIDTH-1:0] s00_axi_rdata,
               output wire [1:0] s00_axi_rresp,
               output wire s00_axi_rvalid,
               input wire s00_axi_rready
       );
// Instantiation of Axi Bus Interface S00_AXI
       My ALLSTEP Core v1 0 S00 AXI#(
               .C S AXI DATA WIDTH(C S00 AXI DATA WIDTH),
               .C S AXI ADDR WIDTH(C S00 AXI ADDR WIDTH)
       ) My ALLSTEP Core v1 0 S00 AXI inst (
         .PWM_SIG(PWM_SIG),
         .Z SIG(Z SIG),
         .PWM1(PWM1),
               .S_AXI_ACLK(s00_axi_aclk),
               .S_AXI_ARESETN(s00_axi_aresetn),
               .S_AXI_AWADDR(s00_axi_awaddr),
               .S AXI AWPROT(s00 axi awprot),
               .S_AXI_AWVALID(s00_axi_awvalid),
               .S AXI AWREADY(s00 axi awready),
               .S_AXI_WDATA(s00_axi_wdata),
               .S_AXI_WSTRB(s00_axi_wstrb),
               .S_AXI_WVALID(s00_axi_wvalid),
               .S_AXI_WREADY(s00_axi_wready),
               .S AXI BRESP(s00 axi bresp),
               .S AXI BVALID(s00 axi bvalid),
               .S AXI BREADY(s00 axi bready),
               .S AXI ARADDR(s00 axi araddr),
               .S_AXI_ARPROT(s00_axi_arprot),
               .S_AXI_ARVALID(s00_axi_arvalid),
               .S_AXI_ARREADY(s00_axi_arready),
               .S_AXI_RDATA(s00_axi_rdata),
               .S_AXI_RRESP(s00_axi_rresp),
               .S_AXI_RVALID(s00_axi_rvalid),
               .S_AXI_RREADY(s00_axi_rready)
       );
       // Add user logic here
```

// User logic ends

end module