

Pmod CAN Control with Zybo

Innova Lee(이상훈)
gcccompil3r@gmail.com

이름이 pmodCLS 라고 되어 있는데 pmodCAN 으로 수정하도록 한다.

e Project

New Project

Project Name

Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

Project location:

☒ Create project subdirectory

Project will be created at: /home/sdr/zynq_workspace/pmodCLS

< Back Next > Finish Cancel

New Project

Project Type

Specify the type of project to create.





- ☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
☐ Do not specify sources at this time
- ☐ **Post-synthesis Project:** You will be able to add sources, view device resources, run design analysis, planning and implementation.
☐ Do not specify sources at this time
- ☐ **I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.
- ☐ **Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.
- ☐ **Example Project**
Create a new Vivado project from a predefined template.

< Back

Next >


Finish





Cancel

 **New Project**

Add Sources

Specify HDL and netlist files, or directories containing HDL and netlist files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.





Use Add Files, Add Directories or Create File buttons below

Add Files

Add Directories

Create File

☐ Scan and add RTL include files into project

☐ Copy sources into project

☒ Add sources from subdirectories

Target language:

VHDL

 Simulator language:


VHDL


< Back

Next >

Finish

Cancel





New Project

Default Part

Choose a default Xilinx part or board for your project. This can be changed later.



Select: ☐ Parts ☒ Boards

Filter

Vendor:

Display Name:

Board Rev:

Reset All Filters

Search:

Display Name	Vendor	Board Rev	Part	I/O Pin Count	File Ve
Zybo	digilentinc.com	B.3	xc7z010clg400-1	400	1.0
ZedBoard Zynq Evaluation and Development Kit	em.avnet.com	d	xc7z020clg484-1	484	1.3
Artix-7 AC701 Evaluation Platform	xilinx.com	1.1	xc7a200tfg676-2	676	1.2
ZYNQ-7 ZC702 Evaluation Board	xilinx.com	1.0	xc7z020clg484-1	484	1.2

< Back

Next >


Finish

Cancel




```
fpga          tmp_fs
i2c_proj      Videos
ip_repo       vivado.jou
lab           vivado.log
lab_fpga      vivado_pid3703.str
lecture       workspace_v8
Music         zynq_test
my_proj       zynq_workspace
ocv           zynq_zybo
petalinux_zynq

sdr@sdr-Samsung-DeskTop-System:~$ cd zynq_workspace/
sdr@sdr-Samsung-DeskTop-System:~/zynq_workspace$ ls
pmodCLS
sdr@sdr-Samsung-DeskTop-System:~/zynq_workspace$ rm -rf pmodCLS/
sdr@sdr-Samsung-DeskTop-System:~/zynq_workspace$ mkdir pmod_lib
sdr@sdr-Samsung-DeskTop-System:~/zynq_workspace$ cd pmod_lib/
sdr@sdr-Samsung-DeskTop-System:~/zynq_workspace/pmod_lib$ git clone https://github
.com/Digilent/vivado-library.git
Cloning into 'vivado-library'...
remote: Counting objects: 7473, done.
remote: Compressing objects: 100% (106/106), done.
Receiving objects: 1% (136/7473), 740.00 KiB | 235.00 KiB/s
```








Diagram x Address Editor x

cantest



Project Settings



Simulation



Elaboration



Synthesis



Implementation



Bitstream



IP

General

Name: pmodCAN

Project device: Zybo (xc7z010clg400-1)

Target language: VHDL

Default library: xil_defaultlib

Top module name:

Language Options

Verilog options: verilog_version=Verilog 2001

Generics/Parameters:

Loop count:

1,000

OK

Cancel

Apply

Project Settings



General



Simulation



Elaboration



Synthesis



Implementation



Bitstream



IP


IP

General

Repository Manager

Packager

IP Cache

 Add directories to the list of repositories. You may then add additional IP to a selected repository. If an IP is disabled then a tool-tip will alert you to the reason.

IP Repositories



Press the  button to Add Repository

Refresh All

OK

Cancel

Apply

IP Repositories

Recent: /home/sdr/zynq_workspace

Directory: /home/sdr/zynq_workspace/pmod_lib/vivado-library

- lab_fpga
- lecture
- my_proj
- ocv
- petalinux_zynq
- qt_workspace
- self_drive
- test
- ti
- ti-processor-sdk-linux-am57xx-evm-04.03.00.05
- tmp_fs
- workspace_v8
- zynq_test
- zynq_workspace
 - pmodCAN
 - pmod_lib
 - vivado-library
- zynq_zybo
- lib
- lib32
- lib64
- libx32
- lost+found

Select





Cancel


OK


Cancel

Apply

ect Settings
Sources
guage Templates
atalog
ator
ate Block Design
n Block Design
erate Block Design
ule
S
is
o
n
ch
S
n
at
er
In
n
nd Debug
stream Settings
erate Bitstream
n Hardware Manager







Project tree structure:

- Clocks (0 out of 1 connected)
 - System Clock
- GPIO (0 out of 3 connected)
 - 4 Buttons
 - 4 LEDs
 - 4 Switches
- HDMI (0 out of 4 connected)
 - HDMI In
 - HDMI In HPD
 - HDMI Out
 - HDMI Out Enable
- Pmod (0 out of 5 connected)
 - Connector JA**
 - Connector JB
 - Connector JC
 - Connector JD
 - Connector JE

Board Component Properties

Connector JA


Description: Pmod Connector JA

Connect Board Component

Select an IP block interface for connecting board component 'Connector JA'.

Name	VLNV
PmodAMP2_v1_0	digilentinc.com:IP:PmodAMP2:1.0
└ Pmod_out	
PmodBT2_v1_0	digilentinc.com:IP:PmodBT2:1.0
└ Pmod_out	
PmodCAN_v1_0	digilentinc.com:IP:PmodCAN:1.0
└ Pmod_out	
PmodCLS_v1_0	digilentinc.com:IP:PmodCLS:1.0
└ Pmod_out	
PmodCMPS2_v1_0	digilentinc.com:IP:PmodCMPS2:1.0
└ Pmod_out	
PmodCOLOR_v1_0	digilentinc.com:IP:PmodCOLOR:1.0
└ Pmod_out	
PmodDA1_v1_0	digilentinc.com:IP:PmodDA1:1.0
└ Pmod_out	
PmodDPG1_v1_0	digilentinc.com:IP:PmodDPG1:1.0
└ Pmod_out	



OK Cancel




Run Connection Automation

Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.



  ☒ All Automation (2 out of 2 selected)


 ☒ PmodCAN_0

- ☒ AXI_LITE_GPIO
- ☒ AXI_LITE_SPI

Select an interface pin on the left panel to view its options

OK

Cancel



▼ Pmods Supported

Pmod	Interface Type	Reference clock frequency (MHz)	Reference Clock signal name	Interrupt pin name/s	Uses PmodGPIO
8LD	GPIO	-	-	-	Yes
ACL	SPI	80	ext_spi_clk	-	-
ACL2	SPI	50	ext_spi_clk	-	-
AD1	SPI	-	-	-	-
AD2	IIC	-	-	-	-
AD5	SPI	50	-	-	-
ALS	SPI	50	ext_spi_clk	-	-
AMP2	GPIO	-	-	timer_interrupt	-
BB	GPIO	-	-	-	Yes
BT2	UART	-	-	-	-
BTN	GPIO	-	-	-	Yes
CAN	SPI	100	ext_spi_clk	SPI_interrupt, GPIO_interrupt	-




ZYNQ7 Processing System (5.5)

Documentation Presets IP Location Import XPS Settings

- Page Navigator <<
- Zynq Block Design
 - PS-PL Configuration
 - Peripheral I/O Pins
 - MIO Configuration
 - Clock Configuration
 - DDR Configuration
 - SMC Timing Calculation
 - Interrupts

[Summary Report](#)



ZYNQ7 Processing System (5.5)

Documentation Presets IP Location Import XPS Settings

Page Navigator <<

Zynq Block Design

PS-PL Configuration

Peripheral I/O Pins

MIO Configuration

Clock Configuration

DDR Configuration

SMC Timing Calculation

Interrupts

Clock Configuration

[Summa](#)

Basic Clocking

Advanced Clocking



Input Frequency (MHz) 50.000000



CPU Clock Ratio 6:2:1



Search:



Component	Clock Source	Requested Frequ...	Actual Frequency...	Range(MHz)
Processor/Memory Clocks				
IO Peripheral Clocks				
PL Fabric Clocks				
System Debug Clocks				
Timers				

ZYNQ7 Processing System (5.5)

Documentation Presets IP Location Import XPS Settings

Page Navigator <<

Zynq Block Design

PS-PL Configuration

Peripheral I/O Pins

MIO Configuration

Clock Configuration

DDR Configuration

SMC Timing Calculation

Interrupts

Clock Configuration

[Sum](#)

Basic Clocking Advanced Clocking

Input Frequency (MHz) 50.000000 CPU Clock Ratio 6:2:1

Search: Q-

Component	Clock Source	Requested Frequ...	Actual Frequency...	Range(MHz)
Processor/Memory Clocks				
IO Peripheral Clocks				
PL Fabric Clocks				
<input checked="" type="checkbox"/> FCLK_CLK0	IO PLL	100	100.000000	0.100000 : 250.0000...
<input checked="" type="checkbox"/> FCLK_CLK1	IO PLL	100	50.000000	0.100000 : 250.0000...
<input type="checkbox"/> FCLK_CLK2	IO PLL	50	50.000000	0.100000 : 250.0000...
<input type="checkbox"/> FCLK_CLK3	IO PLL	50	50.000000	0.100000 : 250.0000...
System Debug Clocks				
Timers				

Re-customize IP

ZYNQ7 Processing System (5.5)

Documentation Presets IP Location Import XPS Settings

Page Navigator <<

Zynq Block Design

PS-PL Configuration

Peripheral I/O Pins

MIO Configuration

Clock Configuration

DDR Configuration

SMC Timing Calculation

Interrupts

Clock Configuration

[Sumr](#)

Basic Clocking

Advanced Clocking



Input Frequency (MHz) 50.000000


CPU Clock Ratio 6:2:1



Search:



Component	Clock Source	Requested Frequ...	Actual Frequency...	Range(MHz)
Processor/Memory Clocks				
IO Peripheral Clocks				
PL Fabric Clocks				
<input checked="" type="checkbox"/> FCLK_CLK0	IO PLL	100	100.000000	0.100000 : 250.0000...
<input type="checkbox"/> FCLK_CLK1	IO PLL	100	100.000000	0.100000 : 250.0000...
<input type="checkbox"/> FCLK_CLK2	IO PLL	50	50.000000	0.100000 : 250.0000...
<input type="checkbox"/> FCLK_CLK3	IO PLL	50	50.000000	0.100000 : 250.0000...
System Debug Clocks				
Timers				



ZYNQ7 Processing System (5.5)

Documentation Presets IP Location Import XPS Settings

Page Navigator <<

Zynq Block Design

PS-PL Configuration

Peripheral I/O Pins

MIO Configuration

Clock Configuration

DDR Configuration

SMC Timing Calculation

Interrupts

Interrupts

[Sun](#)

Search:



Interrupt Port	ID	Description
<input type="checkbox"/> Fabric Interrupts		Enable PL Interrupts to PS and vice versa

OK

ZYNQ7 Processing System (5.5)

Documentation Presets IP Location Import XPS Settings

Page Navigator <<

Zynq Block Design

PS-PL Configuration

Peripheral I/O Pins

MIO Configuration

Clock Configuration

DDR Configuration

SMC Timing Calculation

Interrupts


Interrupts


[Summary](#)

Search: <input type="text"/>		
Interrupt Port	ID	Description
<input checked="" type="checkbox"/> Fabric Interrupts		Enable PL Interrupts to PS and vice versa
<input checked="" type="checkbox"/> PL-PS Interrupt Ports		
<input checked="" type="checkbox"/> IRQ_F2P[15:0]	[91:84], [...]	Enables 16-bit shared interrupt port from the PL. MSB is assi...
<input type="checkbox"/> Core0_nFIQ	28	Enables fast private interrupt signal for CPU0 from the PL
<input type="checkbox"/> Core0_nIRQ	31	Enables private interrupt signal for CPU0 from the PL
<input type="checkbox"/> Core1_nFIQ	28	Enables fast private interrupt signal for CPU1 from the PL
<input type="checkbox"/> Core1_nIRQ	31	Enables private interrupt signal for CPU1 from the PL
<input checked="" type="checkbox"/> PS-PL Interrupt Ports		

OK

Ca





→ HDMI Out
→ HDMI Out Enable
Pmod (1 out of 5 connected)
→ Connector JA
→ Connector JB
→ Connector JC
→ Connector JD
→ Connector JE

Sources Design Signals Board

Form Net Properties

concat_0_dout

ie: xlconcat_0_dout


ent name: cantest

er: xlconcat_0/dout

General Properties Pins

Console

```
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
connect_bd_net [get_bd_pins PmodCAN_0/SPI_interrupt] [get_bd_pins xlconcat_0/In0]
regenerate_bd_layout
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins PmodCAN_0/GPIO_interrupt]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
```



Design Sources (1)
cantest (cantest.bd) (6)
cantest_PmodCAN_0_0 (cantest_PmodCAN_0_0.xci)
cantest_auto_pc_0 (cantest_auto_pc_0.xci)
cantest_processing_system7_0_0 (cantest_processing_system7_0_0.xci)
cantest_rst_processing_system7_0_100M_0 (cantest_rst_processing_system7_0_100M_0.xci)
cantest_xbar_0 (cantest_xbar_0.xci)
cantest_xlconcat_0_0 (cantest_xlconcat_0_0.xci)
Constraints
Simulation Sources (1)
sim_1 (1)

IP Sources Libraries Compile Order
Sources Design Signals Board

File Properties

cantest.bd

Location: /home/sdr/zynq_workspace/pmodCAN/p
Block Designs
xc7z010clg400-1
1.4 KB
Modified: Today at 01:50:25 AM

Create HDL Wrapper

You can either add or copy the HDL wrapper file to the project. Use copy option if you would like to modify this file.

Options

- ☐ Copy generated wrapper to allow user edits
☒ Let Vivado manage wrapper and auto-update

OK

Cancel

Design Sources (1)

- cantest_wrapper - STRUCTURE (cantest_wrapp

Constraints

Simulation Sources (1)

- sim_1 (1)

Hierarchy IP Sources Libraries Compile Order

Sources Design Signals Board

Source File Properties

cantest.bd

Location: /home/sdr/zynq_workspace/pmodCAN/pr

Type: Block Designs

Part: xc7z010clg400-1


Size: 77.8 KB

Modified: Today at 02:47:18 AM

Copied to: <Project Directory>/pmodCAN.srds/sou

Read-only: No

General Properties



hierarchy IP Sources Libraries Compile Order

Sources Design Signals Board

Source File Properties

cantest.bd

Location: /home/sdr/zynq_workspace/pmodCAN/p

Type: Block Designs

Part: xc7z010clg400-1

Size: 77.8 KB

Modified: Today at 02:47:18 AM

Copied to: <Project Directory>/pmodCAN.srscs/sou

Read-only: No

General Properties

Save Project

Save project before generating bitstream?

Data to Save

☒ Block Design - cantest

Save Don't Save Cancel

Concat

Processor System Reset

ext_reset_in bus_struct_reset[0:0]
aux_reset_in peripheral_reset[0:0]
mb_debug_sys_rst interconnect_aresetn[0:0]
dcm_locked peripheral_aresetn[0:0]

cl Console

```
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/cantest.bd] -top
INFO: [BD 41-1662] The design 'cantest.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/hdl/cantest.vhd
VHDL Output written to : /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/hdl/cantest_wrapper.vhd
Wrote : </home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/cantest.bd>
add_files -norecurse /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/hdl/cantest_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
```

Hierarchy IP Sources Libraries Compile Order

Sources Design Signals Board

Source File Properties

Location: /home/sdr/zynq_workspace/pmodCAN/

Type: Block Designs

Part: xc7z010clg400-1

Size: 77.8 KB

Modified: Today at 02:47:18 AM

Copied to: <Project Directory>/pmodCAN.srscs/sou

Read-only: No


General Properties

No Implementation Results Available

There are no implementation results available. OK to launch synthesis and implementation? 'Generate Bitstream' will automatically start when synthesis and implementation completes.

☐ Don't show this dialog again

Yes No



Tcl Console

```
validate_bd_design
make_wrapper -files [get_files /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/cantest.bd] -top
INFO: [BD 41-1662] The design 'cantest.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/hdl/cantest.vhd
VHDL Output written to : /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/hdl/cantest_wrapper.vhd
Wrote : </home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/cantest.bd>
add_files -norecurse /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/hdl/cantest_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
```

Source File Properties

← → ↗

cantest.bd

Location: /home/sdr/zynq_workspace/pmodCAN/

Type: Block Designs

Part: xc7z010clg400-1

Size: 77.8 KB

Modified: Today at 02:47:18 AM

Copied to: <Project Directory>/pmodCAN.srscs/sou

Read-only: No


General Properties

Generate Bitstream

Generate IP 'cantest_processing_system7_0_0'...


Cancel

Background



Tcl Console


```
add_files -norecurse /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/hdl/cantest_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'cantest.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/hdl/cantest.vhd
VHDL Output written to : /home/sdr/zynq_workspace/pmodCAN/pmodCAN.srscs/sources_1/bd/cantest/hdl/cantest_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cantest_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cantest_processing_system7_0_0'...
```



Drop I/O banks on voltages or the "NONE" folder to set/unset Internal VREF.

Sources Netlist **Device Constraints**

Properties

← →  ↗

Select an object to see properties

Properties Clock Regions

I/O Ports	
-----------	--

	Name	Direction	Board
--	------	-----------	-------

	Pmod_out_23305 (8)	INOUT
--	--------------------	-------


Scalar ports (8)			
ia	pin1	io	INOUT
ia1			

ja_pin2_io	INOUT	JA2		L14	<input checked="" type="checkbox"/>
ja_pin3_io	INOUT	JA3		K16	<input checked="" type="checkbox"/>
ja_pin4_io	INOUT	JA4		K14	<input checked="" type="checkbox"/>
ja_pin7_io	INOUT	JA7		N16	<input checked="" type="checkbox"/>
ja_pin8_io	INOUT	JA8		L15	<input checked="" type="checkbox"/>
ja_pin9_io	INOUT	JA9		J16	<input checked="" type="checkbox"/>
ja_pin10_io	INOUT	JA10		J14	<input checked="" type="checkbox"/>
Scalar ports (0)					

Export Hardware

Export hardware platform for software development tools.

☒ Include bitstream

Export to:  <Local to Project> ▼

OK

Cancel

K
L
M
N
P
R
T
U
V
W
Y

Hierarchy IP Sources Libraries Compile Order

Sources Templates

Properties

Select an object to see properties

Board overview: Zybo

Synthesis

Status:

Messages:

Part:

Strategy:

DRC Violat

Summary:

Launch SDK

Launch software development tool.


Exported location: <Local to Project>

Workspace: <Local to Project>

OK Cancel

Design Runs

	Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS
✓	synth_1	constrs_1	synth_design Complete!					
✓	impl_1	constrs_1	write_bitstream Complete!	3.579	0.000	0.024	0.000	0.000



New Project

Application Project

Create a managed make application project.



Project name: pmod_test

☒ Use default location

Location: /home/sdr/zynq_workspace/pmodCAN/pmodCAN.sdk/pn

Browse...

Choose file system: default

OS Platform: standalone

Target Hardware

Hardware Platform: cantest_wrapper_hw_platform_0

New...

Processor: ps7_cortexa9_0

Target Software

Language: ☒ C ☐ C++

Compiler: 32-bit

Board Support Package: ☒ Create New pmod_test_bsp

☐ Use existing



< Back

Next >

Cancel

Finish

New Project

Templates

Create one of the available templates to generate a fully-functioning application project.



Available Templates:

Dhrystone
Empty Application
Hello World
lwIP Echo Server
Memory Tests
OpenAMP echo-test
OpenAMP matrix multiplication Demo
OpenAMP RPC Demo
Peripheral Tests
RSA Authentication App
Zynq DRAM tests
Zynq FSBL

A blank C project.



< Back

Next >

Cancel

Finish

Project Explorer

cantest_wrapper_hw_platform_0

drivers

PmodCAN_v1_0

data

examples

LoopBack.c

RX.c

TX.c

src

cantest_bd.tcl

cantest_wrapper.bit

ps7_init_gpl.c

ps7_init_gpl.h

ps7_init.c

ps7_init.h

ps7_init.html

ps7_init.tcl

system.hdf

pmod_test

Includes

Debug

src

LoopBack.c

RX.c

TX.c

lscrip.ld

system.hdf

system.mss

RX.c

TX.c

LoopBack.c

/* LoopBack.c -- PmodCAN Example Projects

#include "PmodCAN.h"

#include "sleep.h"

#include "xil_cache.h"

#include "xparameters.h"

void DemoInitialize();

void DemoRun();

void DemoCleanup();

void DemoPrintMessage(CAN_Message message);

CAN_Message DemoComposeMessage();

void EnableCaches();

void DisableCaches();

PmodCAN myDevice;

int main(void) {

DemoInitialize();

DemoRun();

DemoCleanup();

return 0;

}

void DemoInitialize() {

EnableCaches();

CAN_begin(&myDevice, XPAR_PMODCAN_0_AXI_LITE_GPIO_BASEADDR,

XPAR_PMODCAN_0_AXI_LITE_SPI_BASEADDR);

CAN_Configure(&myDevice, CAN_ModeLoopback);

}

void DemoPrintMessage(CAN_Message message) {

u8 i;

xil_printf("message:\r\n");

xil_printf(" %s Frame\r\n", (message.id) ? "Extended" : "Standard");

xil_printf(" ID: %03x\r\n", message.id);

if (message.id)

cantest_wrapper_nw_platform_v

drivers

PmodCAN_v1_0

data

examples

LoopBack.c

RX.c

TX.c

src

cantest_bd.tcl

cantest_wrapper.bit

ps7_init_gpl.c

ps7_init_gpl.h

ps7_init.c

ps7_init.h

ps7_init.html

ps7_init.tcl

system.hdf

pmod_test

Binaries

Includes

Debug

src

LoopBack.c

RX.c

TX.c

lscript.ld

README.txt

pmod_test_bsp

```
#include "PmodCAN.h"
#include "sleep.h"
#include "xil_cache.h"
#include "xparameters.h"
```

```
void DemoInitialize();
void DemoRun();
void DemoCleanup();
void DemoPrintMessage(CAN_Message message);
CAN_Message DemoComposeMessage();
void EnableCaches();
void DisableCaches();
```

```
PmodCAN myDevice;
```

```
int main(void) {
    DemoInitialize();
    DemoRun();
    DemoCleanup();
    return 0;
}

void DemoInitialize() {
    EnableCaches();
    CAN_begin(&myDevice, XPAR_PMODCAN_0_AXI_LITE_GI
              XPAR_PMODCAN_0_AXI_LITE_SPI_BASEADDR);
    CAN_Configure(&myDevice, CAN_ModeNormalOperati
}

void DemoPrintMessage(CAN_Message message) {
    u8 i;

    xil_printf("message:\r\n");

    xil_printf("    %s Frame\r\n", (message.id) ?
    xil_printf("    ID: %03x\r\n", message.id);

    if (message.id)
        xil_printf("    EID: %05x\r\n", message.eid)


    if (message.rtr)
        xil_printf("    Remote Transmit Request\r\n")
```

```
(InstancePtr, bRegisterAddress, &bReqValue, 1);
```

Program FPGA

Program FPGA

Specify the bitstream and the ELF files that reside in BRAM memory



Hardware Configuration

Hardware Platform: cantest_wrapper_hw_platform_0

Connection: Local

New

Device: Auto Detect

Select...

Bitstream: cantest_wrapper.bit

Search...

Browse..

☐ Partial Bitstream

BMM/MMI File:

Search...

Browse..

Software Configuration

Processor	ELF/MEM File to Initialize in Block RAM



Cancel

Program

HL_i2c.h

HL_sys_main.c

/dev/ttyUSB2 - PuTTY

Welcome to the PmodCAN IP Core Transmit Demo

Waiting to send

sending message:

Standard Frame

ID: 100

Standard Data Frame

dlc: 6

data:

01

02

04

08

10

20

requesting to transmit message through transmit buffer 0

CAN_SendMessage message,dlc: 06

CAN_SendMessage: 20

CAN_SendMessage: 00

CAN_SendMessage: 01

CAN_SendMessage: 5A

CAN_SendMessage: 06

CAN_SendMessage: 01

CAN_SendMessage: 02

CAN_SendMessage: 04

CAN_SendMessage: 08

CAN_SendMessage: 10

CAN_SendMessage: 20