# TI DSP, MCU 및 Xilinx Zynq FPGA 프로그래밍 전문가 과정

(Altium Artwork Practice)

강사 – Innova Lee(이상훈) gcccompil3r@gmail.com

> 학생 – 정유경 ucong@naver.com

# [1] BOM 작성


#### Bill of Materials

http://www.greatek.com.tw/product4.html→ IC Package에 따라 크기가 정해져 있다.


부품명	URL	Package
FT232RL	http://www.devicemart.co.kr/1057895	SSOP-28
ISO7221	http://www.ti.com/lit/ds/symlink/iso7220a.pdf	SOIC-8
Mini USB	<u>Mini USB.pdf</u>	АВ Туре
Pin Header	http://www.devicemart.co.kr/1312958	2.54mm Pitch
1kohm 저항	http://www.devicemart.co.kr/19277	2012
0.1uF 캐패시터	http://www.devicemart.co.kr/8191	2012
10uF/16V 탄탈콘덴서	http://www.devicemart.co.kr/5000	A Size
LED	http://www.devicemart.co.kr/2745	2012


# [2] 라이브러리 작성

## 1. FT232 Schematic 라이브러리 생성




#### IC의 패키지를 보고, 표시이름과 설계참조를 다음과 같이 변경






# 다음과 같이 schematic library 생성




#### PCB document 작성

### IPC Compliant Footprint Wizard 사용


IPC 준수 , IPC (단체): 국제전자산업표준협회(IPC Association Connecting Electronics Industries) → 즉, PCB 표준에 따른 Footprint를 만들겠다는 의미



# https://blog.naver.com/mjg5080/124266444 → SOP, SSOP, TSOP, TSSOP, UTSOP 형식의 차이점



# Datasheet의 패키지 크기부분을 참조하여 Package Dimensions(부품 사이즈) 기록




### Thermal Pad Dimensions

단열패드 추가할 경우 체크하고, 크기를 입력

IPC® Compliant Footprint Wiza	rd		
SOP/TSOP Package The Enter the required thermal pad v		ensions	
Add Thermal Pad			
Thermal Pad Range (E2)	Minimum	Omm	Bottom View
	Maximum (	Omm	≠ E2 →
Thermal Pad Range (D2)	Minimum	Omm	
	Maximum (	Omm	


# Package Heel Spacing

(부품 몸체 사이즈)



## 리드 납땜 형태에 따른, Fillet Size

(납땜 형태에 따라 패드에 여유를 주기 위함)



## 부품 전체 폭에 대한 tolerance(허용오차) 입력

IPC® Compliant Footprint Wizard SOP/TSOP Component Tolerances Enter the required component tolerance values. Component manufacturers usually specify the minimum and maximum value for each package dimension. Component tolerance ranges are derived by subtracting the minimum value from the maximum. These ranges may be adjusted based upon experience from suppliers. ✓ Use calculated component tolerance Tolerance on the overall width of the component, 0.8mm including leads Tolerance on the inner distance between the heels of the opposing 1.0267mm rows of leads Tolerance on the width of the 0.024mm

component leads

# 제조 및 배치와 관련된 tolerance (실장패키지 허용오차)입력 IPC 규격에서 벗어날 수 있으므로 default로 진행

B Compliant Footprint Wizard	
SOP/TSOP IPC Tolerances Enter the required tolerance values.	
IPC® specifies certain tolerances for a number of standardized surface-mount package types. These toler wizard in order to calculate a corresponding PCB footprint.  You can modify here the tolerances related to fabrication and placement. Such modification may result in compliant PCB footprints.	-
✓ Use Default Values	
Fabrication Tolerance Assumption	
This allowance may be adjusted according to the accuracy of the PCB fabricator to reproduce the PCB footprint dimensions on the printed board.	0.1mm
Placement Tolerance Assumption	
This allowance may be adjusted according to the accuracy of the assembler to center the component on the PCB footprint.	0.1mm
Courtyard Excess	
The Courtyard of a PCB footprint defines the area required for electrical and mechanical clearance of both the component and its footprint. The dimensions of the courtyard boundary are calculated by the addition of a courtyard excess to the maximum dimensions of the combined component and footprint. The value of the courtyard excess differs according to the density level of the printed circuit board.	0.25mm

# Pad 크기, 모양, 간격 입력

C® Compliant	Footprint Wizard		
The footprint d	Footprint Dimensions imensions can now be infer wand modify them here.	s rred from the package dimensio	ins.
		ı (P) of 0.65mm You can modif	fy here the calculated dimensions of the footprint.
Use calcu	ulated footprint values		
Pad Dimens	ions		Top View
Х	0.3mm		Top view
Υ	1.2mm		
Pad Spacing	)		* J v
С	8mm		3,14
Pad Shape			
	ounded		
	ctangular		

## 실크스크린 두께설정

#### IPC® Compliant Footprint Wizard

#### SOP/TSOP Silkscreen Dimensions

The silkscreen dimensions can now be inferred from the package dimensions. You can review and modify them here.


The recommended silkscreen dimensions have been calculated based on the above selection of package and dimensions. On this page you can further refine the silkscreen aspect by defining the used line width and by modifying the calculated silkscreen dimensions.

Silkscreen Line Width 0.2mm

Use calculated silkscreen dimensions

4.8mm R1 R2

10.2mm



## 조립시 필요한 부품크기 (Courtyard, Assembly, Component)

http://blog.mbedded.ninja/electronics/general/altium/altium-tricks-and-standards
→PCB 각 Layer의 Standard한 역할

바텀 레이어의 부품 몸체 관련 정보 (3D모델 및 기구 외곽선, M13 레이어와 쌍을 이름)

IPC® Compliant Footprint Wizard SOP/TSOP Courtyard, Assembly and Component Body Information The mechanical dimensions can now be inferred from the package dimensions. You can review and modify them here. 탑 레이어의 어셈블리 정보. 이는 일반적으로 부품의 원점에 십자 모양을 포함함. (IPC 호환 풋프린트 위저드로 풋프린 Mechanical 15 eith (M15) 트를 만들 때 초록색 레이어로 십자 표시가 이루어져 있는게 이것이며, 주로 어셈불리 정보를 만드는 데 쓰입니다. the EAGLE 캐드 라이브러리를 가져올 때 초록색으로 이루어져 있는 부분이 이것입니다.) whi Add Courtyard Information Use calculated values Top View 9.4mm 0.05mm V1 Line Width Layer V2 Mechanical Layer Va 11mm Add Assembly Information Use calculated values 4.8mm Line Width 0.1mm 10.2mm Layer Mechanical Layer 13 Add Component Body Information Use calculated value Top layer component body information (3D models and mechanical outlines, paired with M14). Mechanical 13 Width 4.8 (M13) 탑 레이어의 부품 몸체 관련 정보 (3D모델 및 기구 외곽선, M14 레이어와 쌍을 이름) Length 10.2 Bottom layer component body information (3D models and mechanical outlines, paired with M13). Mechanical 14 (M14)


#### 생성한 Footprint의 Name과 Description 기록

IPC® Compliant Fo	otprint Wizard
The footprint value	otprint Description es can now be inferred from the package dimensions. nd modify them here.
✓ Use suggest	ted values
Name	SOP65P780X200-28N
Description	SOP, 28-Leads, Body 10.20x5.30mm, Pitch 0.65mm, IPC Medium Density


#### 작업영역 지정하여 저장

IPC® Compliant Footprint	Wizard	
Footprint Destination		
Existing PcbLib File		***
O New PcbLib File		.PcbLib
Current PcbLib File	$C: \Work space \land Altium \land Projects \land 1006\_My Lib \land 1006\_Pcb Lib 1. Pcb Lib$	


## Suggested value로 생성됐던 부품이름 변경




### 회로도 라이브러리에 PCB 라이브러리 추가하기



# 2. ISO7221 라이브러리 만들기





[참고] Isolator : 전력의 흐름을 한 방향으로 고정하는 수동소자 어떤 신호경로 중간에 isolator가 위치하면 한쪽 방향으로는 전력이 전달되고, 나머지 반대방향으로는 전력이 전달되지 않음으로써 전력 흐름의 방향을 고정시킴.



## Datasheet 에서 pin configuration 확인

#### 5 Pin Configuration and Functions





#### **Pin Functions**

	PIN			DESCRIPTION
NAME	ISO7220x	ISO7221x	I/O	DESCRIPTION
INA	2	7	- 1	Input, channel A
INB	3	3	1	Input, channel B
GND1	4	4	_	Ground connection for V <sub>CC1</sub>
GND2	5	5	_	Ground connection for V <sub>CC2</sub>
OUTA	7	2	0	Output, channel A
OUTB	6	6	0	Output, channel B
V <sub>CC1</sub>	1	1	_	Power supply, V <sub>CC1</sub>
V <sub>CC2</sub>	8	8	_	Power supply, V <sub>CC2</sub>

# IPC Footprint Wizard 사용

IPC® Compliant Footprint Wizard

#### **Select Component Type**



Select the family of components you wish to create.

#### Component Types


Name	Description	Included Packages	-
LGA	Land Grid Array	LGA	
MELF	MELF Components, 2-Pins	Diode, Resistor	
MOLDED	Molded Components, 2-Pins	Capacitor, Inductor, Diode	
PLCC	Plastic Leaded Chip Carrier, Square - J Leads	PLCC	
PQFN	Pullback Quad Flat No-Lead	PQFN	
PQFP	Plastic Quad Flat Pack	PQFP, PQFP Exposed Pad	
PSON	Pullback Small Outline No-Lead	PSON	
QFN	Quad Flat No-Lead	QFN, LLP	
QFN-2ROW	Quad Flat No-Lead, 2 Rows, Square	Double Row QFN	
SODFL	Small Outline Diode, Flat Lead	SODFL	
SOIC	Small Outline Integrated Package, 1.27mm Pitch - Gullwing Leads	SOIC, SOIC Exposed Pad	
SOJ	Small Outline Package - J Leads	SOJ	
SON	Small Outline Non-lead	SON, SON Exposed Pad	
SOP/TSOP	Small Outline Package - Gullwing Leads	SOP, TSOP, TSSOP	
SOT143/343	Small Outline Transistor	SOT143, SOT343	
SOT223	Small Outline Transistor	SOT223	
SOT23	Small Outline Transistor	3-Leads, 5-Leads, 6-Leads	
SOT89	Small Outline Transistor	SOT89	
SOTFL	Small Outline Transistor, Flat Lead	3-Leads, 5-Leads, 6-Leads	
WIRE WOUND	Precision Wire Wound Inductor, 2-Pins	Inductor	


The selected component is SOIC. This will allow you to generate SOIC, SOIC Exposed Pad packages.




NOTE: All wizard measurement dimensions are required to be entered as metric (mm) units.

# datasheet상의 수치를 확인하고, SOIC Package Dimensions 기록







# Pad 모양을 Rectangular로 변경




# 생성한 Footprint 이름변경




### 회로도 라이브러리에 PCB라이브러리 추가





### 3. USB 라이브러리 만들기




#### 이번엔, Wizard 사용하지 않고 Datasheet만 참고하여 Footprint 제작









#### 0.8mm pitch를 고려하여 Ctrl+G 그리드 변경하고, 잘라내기→ 원점클릭 → 특수붙여넣기 → 현재레이어에 배열로 붙여넣기





#### Set Reference를 가운데로 위치 그리드 간격 4.45mm로 변경 → ctrl+M으로 확인







#### 기준점을 패드에 두고 그리드 변경(5.5mm) 나머지 패드 2개도 그려준다.






# 고정용도로 쓰일 Hole






# Top Overlay에서 Silk Screen 작업 수행 (tap: 폭 0.2mm)



#### Schematic 라이브러리에 PCB 라이브러리 추가




## 4. Pin Header 라이브러리 생성


#### 핀헤더 Single 1x4Pin Straight(2.54mm)




- 핀헤더 single 1x4Pin
- Straight=직선타입
- 핀간격: 2.54mm




## Pin Header 라이브러리 생성







## PCB document 작성




## Top Overlay에서 Silk Screen 작업(Grid: 0.318mm)하고, Add Footprint





#### (\*) 칩저항, 칩 capacitor Artwork 시 참고



Code		Pad length (a)		Pad width (b)		Gap (c)	
Imperial	Metric	inch	mm	inch	mm	inch	mm
0201	0603	0.012	0.3	0.012	0.3	0.012	0.3
0402	1005	0.024	0.6	0.020	0.5	0.020	0.5
0603	1608	0.035	0.9	0.024	0.6	0.035	0.9
0805	2012	0.051	1.3	0.028	0.7	0.047	1.2
1206	3216	0.063	1.6	0.035	0.9	0.079	2.0
1218	3246	0.19	4.8	0.035	0.9	0.079	2.0
2010	5025	0.11	2.8	0.059	0.9	0.15	3.8
2512	6332	0.14	3.5	0.063	1.6	0.15	3.8

mil	mm		
0402	1005		
0603	1608		
0805	2012		
1206	3216		

#### (\*) 칩저항 읽는 법




- 3자리 marking : 
$$103 = 10 \times 10^3 = 10000 = 10$$
 kΩ


$$R22 = 0.22$$

- 4자리 marking : 
$$5621 = 562 \times 10^{1} = 5620 = 5.62^{k\Omega}$$

$$3R48 = 3.48$$


# [3] 새로운 PCB 프로젝트 생성






## 현재 Project에 적용되는 문서 옵션

(기본적인 사항들 - 작성자, 날짜, 소속, 문서 Template, 크기 등 - 을 변경)







## (\*) 문서 옵션의 Default 설정 변경




#### 프로젝트에서 사용할 외부 라이브러리 설치



## Schematic 라이브러리 갱신




## 설계참조 넣기




#### 전원포트 네트이름 변경, 배선배치, 사용하지 않는 핀에 지정되지 않은 ERC 배치

#### ERC - Electronic Rule Checking




#### 회로도 오류검사(Compile Project(.PrjPcb))




Message창에 Compile Successful 확인 → 회로도에 부품배치 및 wiring 완료


#### PCBdoc 작성


기준점 설정하고 100mm x 55mm (place line / jump to location)






유사객체 찾기 > 다각형 생성, 기판모양 정의






# Place dimension 보드 치수 표시하기 (차후에 수정가능)




#### Netlist 가져오기







## Export 해놓은 설계규칙 Import하기





## 수동부품배치 (Move Component)




#### (\*) 원하는 모양으로 부품배치하기 : 회로도에서 PCB 부품선택 → PCB에서 부품배치 → 사각형으로 배열









(\*) 교차조사 : 회로도 PCB간 교차 탐색할 수 있다. 회로도에서 U2 클릭시 PCBdoc의 U2가 확대되어 보인다 마찬가지로 PCBdoc에서 클릭시 회로도 영역에서 PCB에서 선택된 부품만 표시된다






shift +c 로 취소


## (\*) 부품추가 후 Compile하고 PCB 갱신하기 (추가사항: isolation chip에 바이패스 콘덴서 2개 추가)



## Room삭제 후 추가한 부품배치, 보드사이즈를 70 x 25mm로 축소




## VCC, GND의 네트 색상 변경






## 규칙변경

N PCB 규칙 및 조건 편집기 [mil]










Min/Pref/Max Width는 능동배선 배치할때 '3' 입력하여 전환할 수 있다.

#### 🥎 PCB 규칙 및 조건 편집기 [mil]






#### Grid를 0.318mm(12.5mil)로 변경





#### 능동배선 중에 '3'을 누르면 두께 변경



일부만 라우팅하고 연결될 부분에서 능동배선 모드로 들어간 후, ctrl+왼쪽클릭


하면 자동으로 배선이 완성된다.






부품 이동 시 'R' 키 누르면 3가지 모드를 순환한다.


부품 밀어내기 / 겹치기 / 겉돌기




선 폭이 패드보다 넓다. 즉 실시간 DRC(Design Rule Check)오류 발생 Tab하여 다음과 같이 변경




VCC1 영역만 강조해서 보고 싶을때는 PAD 를 ctrl+왼쪽클릭 → ctrl+ 더블클릭 Shift 누르면, 네트와 패드가 강조된다.







← 강조기능은 여기서 설정

#### 일부 배선하고 '2' (비아형성), '4' (비아크기변경) (여기서는 설정해 준 최소크기로 비아를 형성하였다)








← 레이어 변경: 'L'


## GND1,2 를 제외하고 배선작업을 완료한다.

(\*) 옵션 > 표시/숨김 > 문자


- (\*) 일반적으로 TOP면은 수직배선해놓고 BOTTOM면은 수평배선한다. → PCB 뒤틀림 방지방법 최근에는 제조사양이 좋아져서 사용하지 않음
- (\*) 비아를 사용하던 아니던 TOP면으로 배선을 시작하면 될수있으면 TOP면으로 배선할수있는 만큼 배선한다. 비아를 많이 사용하것은 결코 좋은 아트웍이라고 할수없다.
- (\*) T분기는 피한다. 설계규칙, EMI관련해서도 금지하고 있음




#### Mechanical 2 Layer 추가한다





Mechanical2 Layer에서 Place Line하여 사각형 그리고 PCB Inspector 에서 width 5mil로 변경 → 툴>변환> 선택된 초본으로 다각형 생성




## 생성된 다각형 더블클릭하여 다각형 푸어 생성하고 우측의 다각형에 대해서도 동일하게 작업한다.











(\*) '다각형 푸어' 기능으로 설계하고자 하는 동박면의 위치를 지정한 상태


이후, 동박을 덮는 작업을 추가하여야 카퍼 작업이 완료된다.


#### 다각형 채움 → 동박이 씌워진 모습을 볼 수 있다.






#### Bottom 영역에도 다음과 같이 다각형 푸어를 생성한다.






## 다각형 푸어를 해제하고, 비아를 추가하여 Top, Bottm 다각형 푸어 영역이 연결되도록 한다.




#### (\*) 스티치 비아라고 한다.

- copper층과 copper 층 사이에 비아로 뚫어서 연결을 해주는 비아로써 GND or PWR 보강을 위해 많이 사용된다. 서로 다른 층에 있는 더 큰 구리 영역을 함께 묶어 보드구조를 통해 강력한 수직 연결을 만들어서 낮은 임피던스와 짧은 리턴 루프를 휴지하는데 사용 되는 기술 Vla stitching을 하면 아날로그 회로에서 디지털 잡음이 더 적음

#### Top Overlay 에서 shift+S (레이어 선택)→ 문자 정렬





#### Place Text, 채움영역 설정







## 툴 > 패드보강 : Teardrop 관련 설정






## 동박을 다시 씌우고 설계규칙검사를 시행









## (\*) 설계 규칙 변경 관련


(설계 > PCB 규칙 및 조건편집기)

Minimum Solder Mask Sliver : 최소 솔더마스크 간격보다 솔더마스크가 가까이 있음→minimum solder mask sliver 에서 최소간격을 10mil보다 작게


Slikcoreen Over Component Pads : 패드에 실크가 올라가 있음
→Slikscreen Over Component pads 를 DRC체크를 빼시면 에러는 잡지 않겠지만 공정 시 패드 위에 실크가 올라가서 기판을 사용할 수 없게 된다

silkscreen to object minimum clearance : PCB에 부품 및 부품의 형상, 부품 레퍼런스 번호가 적히는 실크와 납땜 부분 사이의 거리가 너무 좁아 발생하는 설계 위배 사항

# [4] Output Job 파일 생성




## 툴 > 작업옵션, 일괄실행




# [5] BOM 출력





	А	В	С	D	Е	F
1	Comment	Description	Designator	Footprint	LibRef	Quantity
2	1uF/16V/A	Tantal Capacitor	C1	SM/C/TANTAL/A(32	CAP/TANTAL	1
3	0.1uF	Chip Ceramic	C2	SM/C/2012	CAP/CERAMIC	1
4	0.1uF	Chip Ceramic	C3	SM/C/2012	CAP/CERAMIC	1
5	0.1uF	Chip Ceramic	C4	SM/C/2012	CAP/CERAMIC	1
6	0.1uF	Chip Ceramic	C5	SM/C/2012	CAP/CERAMIC	1
7	04P	Pin Header, Pitch 2	J1	HL/HAD/P2.54/04P	HAD/P2.54/04P	1
8	LED		LED1	SM/LED/2012/GREE	LED	1
9	LED		LED2	SM/LED/2012/GREE	LED	1
10	330	1/4W Resistor	R1	SM/R/2012	RESISTOR	1
11	330	1/4W Resistor	R2	SM/R/2012	RESISTOR	1
12	Mini USB	Mini USB 05P: AB-T	U1	SM/CONT/MINIUSB	CONT/MINIUSB/AB	1
13	FT232RL	FT232 USB UART IC	U2	M/IC/SSOP/28P	IC/FT232RL	1
14	ISO7221	ISO722x Dual-Char	U3	SM/IC/SOIC/08P	IC/ISO7221	1
15						



# [6] PDF파일 생성

(파일 > 스마트 pdf)

