# TI DSP, MCU, Xilinx Zynq FPGA 프로그래밍 전문가 과정

Servo Motor IP Create

2018.09.12

강사:: Innova Lee(이상훈) gcccompil3r@gmail.com

학생 :: 문지희

mjh8127@naver.com

#### Vivado - PWM IP Create

#### my\_pwm\_v1\_0

```
// Instantiation of Axi Bus Interface S00_AXI

my_pwm_v1_0_S00_AXI # (


.C_S_AXI_DATA_WIDTH(C_S00_AXI_DATA_WIDTH),
.C_S_AXI_ADDR_WIDTH(C_S00_AXI_ADDR_WIDTH),
.PMM_COUNTER_MAX(PWM_COUNTER_MAX)
) my_pwm_v1_0_S00_AXI_inst (
.PWM(PWM),
.S_AXI_ACLK(s00_axi_aclk),
.S_AXI_ARESETN(s00_axi_aresetn),
.S_AXI_AWADDR(s00_axi_areadr),
```

#### my\_pwm\_v1\_0\_S00\_AXI\_inst

```
reg [31:0] counter = 0;
// Add user logic here
always @(posedge S_AXI_ACLK) begin
    if(counter < PMM_COUNTER_MAX - 32'dl )
        counter <= counter + 32'dl;
    else
        counter <= 32'd0;
end
assign PWM = slv_reg0 < counter ? l'b0 : l'b1;
// User logic ends</pre>
```

# 진행상황

Vivado - Block Design



wm_0	
32	~
4	
0xFFFFFFF	0
0x00000000	0
2000000	⊗
	32 4 0xFFFFFFF 0x00000000

## SDK - 각도제어

```
    float duty (int angle)
    {
        return ((1.0 + angle/180.0) / 20.0 );
    }
        //1ms == 0도
        //2ms == 180도
        //2ms == 180 ≤
        //2ms == 180 ≤
```

→ 정확한 제어 불가능 180 도 보다 적게 돌게 된다

```
#include "xparameters.h"
#include "xil io.h"
#define MY_PWM 0x43C00000
#define period 2000000
int main(){
    int i, angle=0;
    float num=0;
    while(1){
        //0
        num = 62800;
        Xil Out32(MY PWM, num);
        for(i=0;i<140000000; i++);
        //90
        num = 151400;
        Xil Out32(MY PWM, num);
        for(i=0;i<140000000; i++);
        //180
        num = 240000;
        Xil Out32(MY PWM, num);
        for(i=0;i<140000000; i++);
```


#### Vivado - Servo PWM IP Create

### My\_SERVO\_CORE\_v1\_0


#### My\_SERVO\_CORE\_v1\_0\_S00\_AXI\_inst

```
timescale 1 ns / 1 ps
   module My SERVO Core v1 0 S00 AXI #
      // Users to add parameters here
      parameter real ANGLE = 5.4.
      parameter integer PWM MAX = 2000000,
      // User parameters ends
       // Do not modify the parameters beyond this line
       // Width of S AXI data bus
       parameter integer C S AXI DATA WIDTH
      // Width of S AXI address bus
       parameter integer C S AXI ADDR WIDTH
                                              = 4
      // Users to add ports here
       output wire PWM,
       // User ports ends
       // Do not modify the ports beyond this line
```

## Vivado - All Test Block Design



Device\_tree 에서 My\_STEP\_Core\_0 는 uio 장치파일을 생성하지 않음.



→   Scalar ports (3)								
✓ PWM0	OUT		V12	~	✓	34	LVCM0S33*	*
✓ PWM1	OUT		W16	~	✓	34	LVCM0S33*	*
pwm_sig	IN		J15	~	✓	35	LVCMOS33*	-

-• 감사합니다