





Binary Multiplier

Block diagram:




Datapath:




ASMD Chart for Binary Multiplier

The intermediate form annotates the ASM chart of the controller with the register operations.



The completed chart identifies the Moore and Mealy outputs of the controller.




Example

Multiplicand $B = 10111_2 = 17_H = 23_{10}$	Multiplier $Q = 10011_2 = 13_H = 19_{10}$			
	C	A	Q	P
Multiplier in Q	0	00000	10011	101
$Q_0 = 1$; add B		<u>10111</u>		
First partial product	0	10111		100
Shift right CAQ	0	01011	11001	
$Q_0 = 1$; add B		<u>10111</u>		
Second partial product	1	00010		011
Shift right CAQ	0	10001	01100	
$Q_0 = 0$; shift right CAQ	0	01000	10110	010
$Q_0 = 0$; shift right CAQ	0	00100	01011	001
$Q_0 = 1$; add B		<u>10111</u>		
Fifth partial product	0	11011		
Shift right CAQ	0	01101	10101	000
Final product in $AQ = 0110110101_2 = 1b5_H$				



Control Logic

- Design of digital system
 - Register transfer in the datapath unit
 - Control logic of the control unit
- Must execute two steps when implementing the control logic:
 - (1) establish the required sequence of states, and
 - (2) provide signals to control the register operations.



State Transition		Register Operations
<u>From</u>	<u>To</u>	(a)
S_idle		Initial state
S_idle	S_add	$A \leq 0, C \leq 0, P \leq dp_width$
S_add	S_shift	$P \leq P-1$ if $(Q[0])$ then $(A \leq A+B, C \leq C_{out})$
S_shift		shift right $[CAQ], C \leq 0$


Sequence Register and Decoder

- Uses a register for the control states and a decoder to provide an output corresponding to each of the states.
- A register with n flip-flops can have up to 2^n states, and an n -to- 2^n -line decoder has up to 2^n outputs.
- An n -bit sequence register is essentially a circuit with n flip-flops, together with the associated gates that effect their state transitions.

Present-State Symbol	Present State		Inputs			Next State		<i>Ready</i>	<i>Load_regs</i>	<i>Decr_P</i>	<i>Add_regs</i>	<i>Shift_regs</i>
	G_1	G_0	<i>Start</i>	$Q[0]$	<i>Zero</i>	G_1	G_0					
<i>S_idle</i>	0	0	0	X	X	0	0	1	0	0	0	0
<i>S_idle</i>	0	0	1	X	X	0	1	1	1	0	0	0
<i>S_add</i>	0	1	X	0	X	1	0	0	0	1	0	0
<i>S_add</i>	0	1	X	1	X	1	0	0	0	1	1	0
<i>S_shift</i>	1	0	X	X	0	0	1	0	0	0	0	1
<i>S_shift</i>	1	0	X	X	1	0	0	0	0	0	0	1

Logic Diagram


Logic diagram of control for binary multiplier using a sequence register and decoder



(a)

- $D_{G1} = G_0 \text{Start} + G_2 \text{Zero}'$

- $D_{G2} = G_1$



(b)