


Z7-Nano Block Diagram

REV	DATE	PAGES	DESCRIPTION
1.0	13/03/2021	All	Rev 1.0 Release




PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Revision History
2	PS BANK500&501
3	PS BANK502
4	PL BANK0&13
5	PL BANK34&35
6	ZYNQ Power
7	DDR3 RAM
8	PS ETH
9	PS USB
10	PS UART SD KEY LED
11	PL ETH
12	HDMI-TX
13	40Pin GPIO_EEPROM
14	USB-JTAG
15	Power
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	

Copyright 2018, MicroPhase Inc. All Rights Reserved.

This Material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any mean without the prior written permission of MicroPhase Inc.



 MicroPhase Inc. www.microphase.cn	
Title Z7-Nano	
Size B	Document Number Block Diagram
Date: Thursday, July 27, 2023	Sheet 1 of 15
Rev 2.0	

PS Bank 500 & 501





Boot Mode	MIO[5] (QSPI_DQ3)	MIO[4] (QSPI_DQ2)
JTAG	0	0
NAND	0	1
QSPI	1	0
SD Card	1	1

ZYNQ_CONFIG




FPGA_PL




GPIO2_17P 33R R146 ETH2_nRST [11] ETH_nRST


ZYNQ POWER



PS ETHERNET



PS USB OTG




Configuration Pins			Description
REFSEL[2]	REFSEL[1]	REFSEL[0]	Reference Frequency
0	0	0	52 MHz
0	0	1	38.4 MHz
0	1	0	12 MHz
0	1	1	27 MHz
1	0	0	13 MHz
1	0	1	19.2 MHz
1	1	0	26 MHz
1	1	1	24 MHz



1




PL HDMI-TX



GPIO Interface



EEPROM



POWER

