## SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY, TUMAKURU (A constituent college of Sri Siddhartha Academy of Higher Education, Tumakuru) CS3TH5: Digital Circuit Design & Applications Time:1Hr TEST 1 Date: 27/11/2021 Max Marks: 30 Answer all the questions B M 2 are Maxterms? Convert the given Boolean 1 6 POS and later to Maxterm expression to standard 1 Canonical form (ii) $f(abc) = (\overline{a} + c) \cdot (b + c)$ (ii) $f(abc) = \overline{c}$ 3 2 Design one bit comparator using basic gates and NAND 6 2 gates. 5 Write the Verilog code for the logic circuit which 4 produces logic-1 output for even number of 1's for the set 3 of 8 input combinations. 2 Design a Combinational logic circuit which accepts four 6 input variables and produces logic-0 output for those input combinations which have two or more zeros. Use 4 Minimum number of logic gates. 4 2 6 Simplify the following expressions using K- map $f(abcd) = \sum m(1, 3, 4, 6, 10, 11, 15)$

NOTE: M -Marks, C- Course Outcome and B - Bloom's level

using universal gates

5.

 $y(pqrs) = \pi M(0, 2, 5, 6, 8, 9, 12, 14,)$ 

Write the logic circuit for the simplified expression

## SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY, TUMAKURU

(A constituent college of Sri Siddhartha Academy of Higher Education, Tumakuru)

CS3TH5: Digital Circuit Design & Applications

Date:01/01/2022

TEST 2

Time:1Hr

Answer all the questions J

Max Marks: 30

M

- 1 Design Adder / Subtractor circuit using 4 bit adder IC 7483 6 6 and write the single truth table to depict the addition and subtraction of following numbers.
  - A=6 & B=2(iv)
  - (v) A=7 & B=5

A=4 & B=1(vi)

- 2 Write the HDL code for 3:8 Decoder using Case statement
- 3 Realize the given Boolean Expression using suitable 6 2,3 Multiplexer

 $F(ABCD) = \sum m(0,1,2,4,6,8,9,11,12,14,15)$ 

 $P(XYZ) = \prod M(1,3,4,6)$ 

- 5 6 2 4 Write the Truth Table of BCD to 7 Segment decoder and obtain the Boolean expression for the segment 'd'
- 5 Design a logic circuit which converts 2<sup>3</sup> decimal inputs to 6 1,2 5,6 3 bit Binary output

NOTE: M -Marks, C- Course Outcome and B - Bloom's level

## SRI SIDDHARTHA INSTITUTE OF TECHNOLOGY, TUMAKURU

(A constituent college of Sri Siddhartha Academy of Higher Education, Tumakuru)
CS3TH5: Digital Circuit Design & Applications

Date:05/02/2022

TEST-3

Time:1Hr

Answer all the questions

Max Marks: 20

1	Explain the working of D Flip Flop and mention the merits of D Flip Flop	M 5	CO 1	BL 2
2	Obtain the characteristic equation of SR and JK Flip Flop	5	2	5
3	Convert SR flip flop to D Flip Flop	5	2,3	6
4	Design Mod 4 Synchronous up counter and write the Timing diagram	5	2	4

NOTE: M -Marks, C- Course Outcome and B - Bloom's level