



Operating Systems - 3

* Threads






1 process , different tasks

Threads





1 process

Threads → Shared data

Processes → comp. diff kinds of tasks.
1 process

✓
T/V₀

vs

✓
CPU
==


4

100 calls to google.com ✓



100 threads

100 threads make
a req to google.com.




E wait for them to finish.


Response.

look ?

$\max(RTT)$

wait for all
of them
to finish.





for (i = 0 to 100)

make call to google.com &

get response.



100 * (Time for each
RT call)

> 1



Waiting

A process







100


Thread pool

$T_0 \quad T_1 \quad T_2 \dots$

T_{top}



many'l




→ * Producer - Consumer

Producer
while(true){

Consumer
while(true){

 }

WORKEE



* Works most of the time ✓

Sometimes, it doesn't work.

Why??

What addition

does

BTS.

✓
To ✓

✓
 T_1

$x++$

$x++$

load x into a register
 $x = \text{reg}$

1)
2)
3)

lvi
write & back from register.



To load X Reg,

T₁ load X Reg₂

To Inc Reg₁

T₂ Inc Reg₂

To load X Reg,

To Inc Reg,

To write Reg₁, ▲

x+1 T₁ - -

T₁ - - }

To write Reg₁, x

T₁

T₁ write Reg₂) x

~~x~~

$x+1$

$x+2$

[$x++$] is not an atomic

entry₁) T₂ entry₂ line



Race condition

* context switches can lead to data inconsistency.

Mutual exclusion

* At any time, only one thread is in its CS.

Bounded waiting



A bound must exist on the # times processes can enter CS


After 2 process has made a
req. to enter S before the request
is granted.

Progress

any process is
in CS



if no processes
in CS
+
a,y,z entry



App #2



loop A

→ turn = 1

→ while (turn == 1);


CC

loop B

→ turn = 0

while (turn == 0);

?? → CS



$T_0 \text{ in crit}$ = T_1 in crit = False.

loop d




while(T_1 is in crit);

loop d



while(T_0 in crit);

T_1 in crit = T



Peterson's

~~T₀~~

T₀

(flag₀ = flag₁ = False)
Intent

T₁

loop {

①

flag₀ = True

②


turn → 1



you can
go first

while (flag₁ & & turn == 1);

Checking
if T₁ is
running
in CS₁



CS₁

acq.

flag₀ = False


loop {

- ③
- ④

flag₁ = True

turn → 0

white (flag₀ & 8
turn == 0);



CS₂

flag₁ = False

~~↳ No longer intent to run CS~~

↳ get.

~~Lock~~,

acquire()

CS

release()

CAS :- Compare & Swap



Simultaneously get the value & set it to 1.

lock = 0 \Rightarrow free.

critical()

while (test_and_set(lock) == 1)

G \rightarrow CS

& return 0

~~lock = 0~~

set lock = 1

Semaphores



$T_0 \quad T_1 \quad T_2 \quad T_3$

$T_4 \quad T_5$



{



→ 4 threads





Wait(s) : if $s > 0$, then grab it

& decrement it by 1.

signal(s) : increment s by 1.

$s \geq 2 \Rightarrow$ 2 of 5 are available.

R_A

==

A₁



A₄

A₅

$\Rightarrow A_2 \leftarrow B^4$

P_B

B₁

B₂

B₃

B₄

B₅


wait(s)





~~Deadlocks~~





winday



Linus

