

Configuration and Bootloading

Objectives

- After completing this module, you will be able to:
 - State various mechanisms for system initialization and application loading
 - Describe the programmable logic configuration process from an FSBL software application
 - Describe the flash writer utility and its requirements
 - Analyze flash writing and different boot loading usage scenarios



Outline

- ▶ Introduction
- Boot Loader
- Zynq PS Boot and PL Configuration
- ▶ Flash Programmer Utility
- Summary



Introduction

- Embedded applications can typically range in size from a few kilobytes to a few megabytes
- Two types of external memory may be required
 - Memory for storing program and initialized data during power-down
 - Memory for running the program
 - If the application size and initialized data are small enough, they can then be downloaded into internal block RAM or OCM RAM
- A small application is needed to load the program from non-volatile memory into external RAM
 - Runs on resets and power-ups
- Vitis supports several mechanisms for loading large programs and data stored in nonvolatile memory



Standard Boot Model in Zynq SoC

- Multi-stage boot process
 - Stage 0: Runs from ROM; loads from non-volatile memory to OCM
 - Provided by Xilinx; unmodifiable
 - Stage 1: Runs from OCM; loads from non-volatile memory to DDRx memory
 - User developed; Xilinx offers example code through Vitis project
 - Initiates PS boot and PL configuration
 - Stage 2: Optional; runs from DDR
 - User developed; Xilinx offers example code Uboot
 - Sourced from flash memory or through common peripherals, programmable logic I/O, etc.
 - Programmable logic configuration can be performed in Stage 1 or 2



Zynq SoC Program Loading and Initialization

- Development mode: Configure PL with bitstream then run the application
- ▶ Boot mode: FSBL or SSBL configure PL with bitstream
 - Stage 1 or Stage 2, as mentioned in the previous slide
- Size of application impacts where program can run from
 - Very small applications can run from OCM (no DDR requirement)
 - Small applications can also run from BRAM (no DDR requirement)
 - Applications can run from non-volatile or DDR memory
- Loading the application with a boot loader
 - Use nonvolatile memory to store the application, initialize the processor memory from it, and execute
- May execute application directly from flash or other non-volatile memory
 - Slower execution



Cortex-A9 Processor Memory Space


- Processing system and programmable logic look the same from the processor's viewpoint
- Zynq PS-based peripherals have a fixed address map
- PL-based slave peripherals must reside between 0x4000_0000 and 0xBFFF_FFF
 - Peripherals connected to M_AXI_GP0 will have address between 0x4000_0000 and 0x7FFF_FFF
 - Peripherals connected to M_AXI_GP1 will have address between 0x8000 0000 and 0xBFFF FFFF

Start Address	Description
0x0000_0000	External DDR RAM
0x4000_0000	Custom Peripherals (Programmable Logic including PCle)
0xE000_0000	Fixed I/O Peripherals
0xF800_0000	Fixed Internal Peripherals (Timers, Watchdog, DMA, Interconnect)
0xFC00_0000	Flash Memory
0xFFFC_0000	On-Chip Memory



Configuring the PL through Vitis


- Download the bitstream and then the application
 - Select Xilinx > Program Device
 - Locate and select the hardware bit file
 - No BMM file as the ELF runs in PS DDR, QSPI, or OCM memory
 - Click Program
- The programmable logic configures





Software Loading and Debugging

- Run configurations through Vitis IDE
 - Select application project in the explorer pane
 - Select Run As > Run Configurations
 - Right-click Single Application Debug to create a run configuration for application
 - Click Run to download the executable (.elf) and run the application
- Debug configurations through Vitis IDE
 - Select software application in the project explorer pane
 - Select Debug As > Debug Configurations
 - Right-click Single Application Debug to create a debug configuration for application
 - Click **Debug** to download the executable (.elf), and suspend at the entry point





Boot Loader



Boot Loader

- What is a boot loader?
 - First program run
 - Runs on power up or reset
 - Copies program from non-volatile memory to DDR/OCM/BRAM
 - Could load application directly or load OS
 - When done, transfers control to selected program
- Why needed?
 - Final software system
 - Might not fit into ROM
 - Might require some kinds of run-time set up before it is launched
 - Might be determined dynamically
- Boot loaders tend to range from simple to quite complex systems



Boot Loading Scenarios

- Commonly used boot load scenarios
 - Booting from flash devices
 - Booting from PROMs
 - Booting from a serial line
 - Booting from Ethernet with BootP and TFTP
 - Command line-based interactive boot load
- ▶ Each method has its advantages, disadvantages, and applicability



Image Formats

- Boot loader must understand both
 - Image format of the file (application, bitstream, or data), and
 - Organization of the images in the Non-Volatile storage medium
- Formats
 - Common: ELF, Intel MCS-86 file (.mcs), binary(.BIN), Motorola SREC, Intel I-hex, gzip/bzipped images
 - Less common: Custom formats are common as well
- Image formats have different processing complexities and sizes
 - ELF, SREC/iHex, binary, compressed
 - Decreasing order of size requirements
 - Compressed, ELF, SREC/iHex, binary
 - Decreasing order of processing complexity



Stage 0: ROM

- Processor boots from boot ROM (128KB)
 - Xilinx provided
 - Not viewable
- ▶ Copies First Stage Boot Loader (FSBL) from memory device to OCM static RAM (256KB)
 - Maximum size is 192KB (rest can be used as stack, BSS, or non-initialized memory)
 - Xilinx provided
- Once copied, the FSBL starts executing (from OCM RAM)



First Stage Boot Loader (FSBL)

- ▶ Example FSBL provided by Xilinx as an Vitis example project
 - Otherwise, user developed
- Copies next stage of code into
 - DDRx or static memory (OCM)
 - And/or enables an external device for Stage 2
- Further initialization of PS components and peripherals
- Optionally configures programmable logic
- Upon completion, launches application or Second Stage Boot Load



Second Stage Boot Loader (SSBL)

- Example U-Boot provided by Xilinx
 - https://github.com/Xilinx/u-boot-xlnx
 - Otherwise, user developed
- Loaded from user-selected external device
- Flexibility in boot sources
 - Static memory
 - Dynamic memory
 - PS peripherals such as
 - USB, Ethernet, or SD
 - Programmable logic I/Os
- Initializes rest of PS
- Optionally configures PL



Zynq PS Boot and PL Configuration




Zynq Boot and Configuration

- Zynq devices can be booted and/or configured in
 - Secure mode via static memories only (JTAG excluded)
 - Ability to have secure software
 - Protects bitstream and IP
 - Non-secure mode via JTAG or static memories (debug and development environment)
 - Standard boot model
- Four master boot devices
 - QSPI: serial memory, linear addressing
 - NAND: complex parallel memory
 - NOR: parallel memory, linear addressing
 - SD: Flash memory card
- Secondary boot devices
 - USB, Ethernet, and most other peripherals



Non-Secure Boot Example





Secure Boot Example

 UBoot from Xilinx does not Stage OS support encryption at this point (Kernel & Drivers) First Stage Boot Loader runs from **UBoot** OCM Stage PS Boot Data is decrypted using AES engine and put into specified memory **FSBL** · Bitstream is decrypted using AES and PL is configured Power up Zynq-7000 EPP Boot Mode Pins Identifies Boot Device Stage ROM Code runs First Stage Boot Loader is decrypted using AES and then copied into OCM



Secure Linux Boot Example

bootstrap Zynq-7000 EPP uBoot For Stage **Processing System** · User developed code can be secure Linux DAP Configuration File 1 On-Chip RAM. **AXI Top Switch** PT F8BL MDDR NAND NOR DDR Configuration File QSPI Memory First Stage Boot Loader runs from OCM IOU CT F8BL Decrypts and authenticates PS Boot Data (AES CBC Encrypted with SHA-258 HMAC) using AES/SHA engine and puts into First Stage Stage specified memory OR AXI Secure Boot Common Boot Path Vault Device Enables Second stage boot (optional) — PS Boot Path Configuration Loader = = = PL Configuration Path Block Decrypts and authenticates Bitstream using eFuse/BBRAN Secure Boot Process AES/SHA and configures PL (optional) PCAP-Stream Step 1: CPU Boots From Internal ROM Step 2: PS Boot Image Decryption and Authentication Step 3: Decrypted, Authenticated Image Power up Zynq-7000 EPP Stored in OCM Device Key Step 4: PL Configuration (Optional) AES JTAG **HMAC** Boot Mode Pins Identifies Boot Device **Boot Mode** SelectMap Stage ROM Code runs Selection Decrypts and authenticates FSBL using AES/SHA and then copied into OCM (PL powered on) Programmable Logic



PCW Boot Configuration Handoff

- ▶ The Zynq SoC is a processor first, programmable logic second SoC
- Most options, features, and configurations are controlled by software setup
 - Clock generation
 - MIO usage
 - Processor cache and DDR memory configuration
- ▶ The Vivado Export to Vitis which generates the PS configuration code
 - Used by FSBL
 - ps7_init.c, ps7_init.tcl



PL Device Configuration Services

- Used by FSBL
- Set of Standalone library services
- ▶ The device configuration interface has three main functionalities
 - AXI-PCAP
 - Security policy
 - System monitor
 - Currently not implemented
- Supports the downloading of the programmable logic bitstream and readback of the decrypted image
- Services are detailed in the Software Developers Guide (UG821)



Vitis FSBL Support

- Vitis software project
- Complete FSBL boot application
 - Software application load
 - PL configuration from bit file
 - Support for golden image
- ▶ Requires *.bif file for image generation
- All source code is included
 - Can be modified for other boot sources
 - Ethernet
 - USB
 - Serial




Creating a Single Boot Image File

- Select Xilinx > Create Boot Image > Zynq and Zynq Ultrascale
 - (bootgen)
 - Add the FSBL ELF file
 - Add the PL bitstream file (optional, only if the PL resources are used)
 - Add the software application ELF file
- Select the output file directory
- Click Create to create the image file
 - *.bin for booting the application from SD card
 - Rename it to BOOT.bin before placing it on the SD card
- Creates intermediate/other boot image format file



PS Boot and PL Configuration Example-1




User brings everything from non-volatile memory:

- 1. PS Initialization code
- 2. Operating System
- 3. PL Bitstream



PS Boot and PL Configuration Example-2




User brings:

- 1. PS Initialization code from FLASH to configure SDIO
- 2. Operating System from SD card
- 3. PL Bitstream from SD card



PS Boot and PL Configuration Example-3




User brings:

- 1. PS Initialization code from FLASH to configure Ethernet
- 2. Operating System from server through Ethernet
- 3. PL Bitstream from server



Boot ROM Multi Boot

- Multiple images must be placed in flash
 - Each image requires a boot ROM header.
 - These images can be placed in any order, but after POR the boot ROM uses the first image in flash as the initial image
- Procedure of using multiboot
 - 1. Calculate the REBOOT_OFFSET address:
 - a. This offset is relative to the beginning of flash
 - b. REBOOT_OFFSET can be calculated as: Image Byte Address in Flash / 0x8000
 - 2. Write REBOOT_OFFSET to MULTIBOOT_ADDR[12:0].
 - 3. Perform a warm/soft reset.






Configuring and Re-Configuring

- DevC The PL is configured via the device configuration interface module
- Accessed via a software application using an AXI port in the PS
 - Supported by Xilinx-provided APIs in Vitis
 - Recommended methodology
- Separate DMA port into the Central interconnect for simultaneous PL configuration with software download
- Accessed from the PL via a GPx master AXI port
 - Not recommended



Device Configuration (DevC) Interface

- Three main blocks operate independently
 - An AXI-PCAP bridge for interfacing to the PL configuration logic
 - Device security management
 - An XADC interface
- Also contains an APB interface used by the host to configure the three blocks, to access the overall status, and to communicate with the PL XADC






The DevC Interface

- Manages basic device security and provides a simple DMA interface, PS setup, and PL configuration
 - Enables PL configuration through the processor configuration access port (PCAP) in both secure and non-secure master boot, including support for compressed PL bitstreams
 - Supports PL configuration readback
 - Supports concurrent bitstream download/upload
 - Enforces Zynq-7000 device system-level security including debug security
 - Supports XADC serial interface
 - Supports XADC alarm and over-temperature interrupt
 - Secure boot ROM code protection



AXI-PCAP Bridge

- Converts 32-bit AXI formatted data to the 32bit PCAP protocol and vice versa
- Supports both concurrent and non-concurrent download and upload of configuration data
- The DMA engine moves data between the FIFOs and a memory device, typically the onchip RAM, the DDR memory, or one of the peripheral memories
- Non-secure data to the PCAP interface can be sent every clock cycle, encrypted data can be sent every four clock cycles






Flash Programmer Utility



Flash Image Generation





Flash Programming Procedure

- Use of Vitis IDE to program flash
 - Assign flash image to flash memory attached to the Zynq device
 - Connect to the JTAG chain containing the ARM DAP of the Zynq device
 - Download the flash programming application into the PS of the Zynq device

Procedure

- Erase: Erase flash memory
- Program: Loads the flash image into the PS buffer of the Zynq device; Zynq device application writes the image to flash memory
- Verify: Zynq device reads the flash contents and writes into buffer; reads the buffer and compares
 against the original flash image



Creating FSBL

- Vitis provides an FSBL software project template
 - Target application must be in Zynq device FSBL format in flash
 - RAM must exist at location targeted by flash image format
 - Selection of target hardware processor(s)


FSBL

- May configure the programmable logic with hardware bitstream
- May load OS image or standalone image or SSBL image from the non-volatile memory to RAM (DDR)
- Transfers program control to the newly loaded application/OS
- Xilinx FSBL supports multiple partitions; each partition can be a code image and/or a bitstream



Creating Image for Multi-Boot


- Multi-boot application will have more than one full image
 - Each full image may consist of
 - FSBL, hardware bitstream (if needed), an application
- Create the full image having multi-boot application using Vitis's Create Boot Image
 - First partition will consist of boot image of the default application at offset 0
 - It may have
 - FSBL, hardware bitstream (if needed), an application
 - Second and subsequent partitions should be stored at multiple of 0x40000 offset
- Use Flash Programming utility (see next slide)





Flash Programming Utility

- Select Xilinx > Program Flash
- Select the image file and offset
 - A full flash image offset will always be 0
- Click Program to "flash" the image





Summary



Summary

- Vitis supports various mechanisms for initializing an application
- ▶ The choice depends on the size of the application, how it will be stored, and the memory technology environment in which it will execute
- ▶ FSBL application provided in Vitis features
 - PS boot
 - PL configuration
- Vitis provides a flash programmer utility that you can use to program flash devices
- Vitis provides a sample bootloader software application project



AMDA XILINX

Thank You

Disclaimer and Attribution

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

© Copyright 2022 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

