

Extending Embedded System into PL

2021.2

Objectives

- After completing this module, you will be able to:
 - Identify the IP supplied as part of Vivado
 - Describe how to add hardware to an existing Vivado project
 - Explain how IP is added to extend processing system functionality



Outline

- ▶ IP Catalog
- ▶ IP directory
- ▶ IP device files
- GP Interfaces
- Adding IP to extend PS into PL
- Bitstream generation
- Summary




The PS and the PL

- ▶ The Zynq-7000 AP SoC architecture consists of two major sections
 - PS: Processing system
 - Dual ARM Cortex-A9 processor based
 - Multiple peripherals
 - Hard silicon core
 - PL: Programmable logic
 - Shares the same 7 series programmable logic as
 - Artix[™]-based devices: Z-7010, Z-7015 and Z-7020 (high-range I/O banks only)
 - Kintex[™]-based devices: Z-7030, Z-7035, Z-7045, and Z-7100 (mix of high-range and high-performance I/O banks)
- ▶ This section focuses on the PL



Communicating with PL


- Processing system master
 - Two ports from the processing system to programmable logic
 - Connects the CPU block to common peripherals through the central interconnect
- Processing system slave
 - Two ports from programmable logic to the processing system
- Slave PL peripherals address range
 - 4000_0000 and 7FFF_FFFF (connected to GP0)
 - 8000_0000 and BFFF_FFFF (connected to GP1)





IP Catalog

- The IP Catalog contain a collection of IP that can be used to assemble the (embedded) system
- Supported by IPI
- Facilitates quick system construction
- Each IP block has its own configuration parameters
- Most of the IP is free, some require licenses
- Stored as source code in the install directory
 - Always synthesized with the latest tools
 - Some proprietary source code is encrypted
- Peripherals in the PS are always present and can be dynamically enabled or disabled through PS Configuration wizard





IP Peripherals Included as Source (Free)


- Bus and bridge controllers
 - AXI to AXI connector
 - Local Memory Bus (LMB)
 - AXI Chip to Chip
 - AHB-Lite to AXI
 - AXI4-Lite to APB
 - AXI4 to AHB-Lite
- Debug cores
 - Integrated Logic Analyzer
- DMA and Timers
 - Watchdog, fixed interval
- Inter-processor communication

- External peripheral controller Memory and memory controller
- High-speed and low-speed communication peripherals
 - AXI 10/100 Ethernet MAC controller
 - Hard-core tri-mode Ethernet MAC
 - AXI IIC
 - AXI SPI
 - AXI UART
- Other cores
 - System monitor
 - Xilinx Analog-to-Digital Converter (XADC)
 - Clock generator, System reset module
 - interrupt controller
 - Traffic Generator, Performance monitor



Vivado IP Catalog


- Integrated IP Support
 - Instant access to IP customization
 - Vivado IP GUI look and feel
 - Support for Vivado synthesis and implementation
 - Selectable IP output products
 - Full Tcl support






IP Cores Included as Evaluation

- Xilinx IP
- ▶ 3rd Party IP






Xilinx developed, delivered, and supported Evaluation IP installs with a 90-day evaluation license



IP Cores

- Right click to
 - Add/customize
 - IP Settings
 - Check License
 - Determine compatibility
 - Datasheet
 - Change Log
 - Product Webpage
 - Answer record





IP Core Information

Data sheet provided for each core (right-click on core in IP catalog to access)

- ▶ The size of each core is available in the data sheet
- ▶ For example, the axi_timer_v2_00_a data sheet contains the following table:

Table 2-2: Performance and Resource Utilization: Artix-7 FPGA (XC7A355TDIE) and Zynq-7000 Devices

Parameter Values		Device Resources		
Width of Timer/Counter	Enable Timer2	Slices	Flip-Flops	LUTs
8	False	49	53	96
16	False	61	69	120
32	False	84	101	181
8	True	50	74	123
16	True	74	106	161
32	True	97	170	256




IP directory



Peripheral Storage

User peripherals can be located in the project directory or a peripheral repository

- IP Core directory (located in the project directory)
 - {component}.xml
 - MyProcessorIPLib directory (user defined)
 - Repository Directory listed using
 Project → Project Options → Device and Repository Search tab
 - %XILINX_INSTALL%\Vivado\{Version}\data\ip





IP device files



IP Core files

- component.xml
 - XML format
 - Top level folder
 - Provides ports description, parameters and options for IP
 - Links to source files
- xgui folder
 - .tcl file for IPI GUI

```
<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsor</pre>
tium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>XUP</spirit:library>
  <spirit:name>led_ip</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axi</pre>
mm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:n</pre>
ame="aximm rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s axi awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
```




GP Interfaces



GP Ports

▶ By default, GP Slave and Master ports are disabled





- ▶ Enable GP Master and/or Slave ports depending on whether a slave or a master peripheral is going to be added in PL
- axi_interconnect block is required to connect IP to a port with different protocols
 - Automatically convert Protocols
 - Can be automatically added when using Block Automation in IPI



Configuring GP Ports

Click on the menu or green
 GP Blocks to configure








Adding IP to extend PS into PL



Add IP in the PL


- Configure GP ports from PS Customization GUI
- ▶ PS-PL Configuration
 - ➤ E.g., Enable M_AXI_GP0/1 or S_AXI_GP0/1
- Ports will then be available on Zynq Block Diagram
- ▶ Connect the added IP to the appropriate port
- Assign address to the added IP, if unmapped
- Configure the IP, if necessary
- Make external connections, if needed
 - Add external ports/interfaces if the added IP is interacting with external devices





Connecting IP

- Add IP from the IP Catalog
- Click and drag to find connections
- Valid connections Highlighted
- Designer Assistance, Connection automation
 - If Board Support available, IP can be connected to external pins
- Or manually create and connect (external) ports







Designer assistance: Block Automation, Connection

Automation

- Block, Connection
- Can automatically connect IP blocks
- Automatically insert required blocks
- ▶ E.g., Add BRAM; Automation will insert and connect BRAM controller and Reset logic
- If Board Support is available, IP can automatically be connected to top level ports







Assign Addresses

- Peripherals in the Zynq™ AP SoC PS have fixed addresses and do not appear in the address map when an IP is added to the system
- For PS peripherals Click on the Auto Assign Addresses button




- ▶ The address will be generated and show the generated addresses of the added IP
- ▶ The fixed addresses of the configured peripherals of the PS



Parameterize IP Instances


- Double-click or right click the instance and select Customize Block to open the configurable parameters dialog box (refer to the datasheet if needed)
- Default values are shown
 - Customize the parameters that you want



axi gpio 0

Extending the IP Catalog

- ▶ IP Packager
 - Packages into IP Integrator Format
- Specify repository (local/global)
- ▶ IP can then be used in IP Integrator
- More on IP Packager later





Bitstream generation



Bitstream Generation

- After defining the system hardware, the next step is to create hardware netlists if the system hardware has logic in PL
- An HDL wrapper for the block diagram must be generated
 - Additional logic can be added to the HDL, or the Processor system can be used as a sub block in a HDL design
- The design and block diagram must be open before synthesise and implementation can be carried out
- ▶ If the system contains hardware in the PL, the bitstream must be generated
- ▶ The PL (FPGA) must be programmed before application can be downloaded and executed



Summary



Summary

- PS functionality can be extended by instantiating peripherals in PL
- Adding IP in PL involves
 - Enabling interface(s) in PS
 - Selecting IP from the IP Catalog and configuring IP for desired functionality
 - Connecting the (PL) IP to the PS using IP Integrator
 - Assigning address
 - Connecting IP ports to ports of other peripherals and/or to external pins
- ▶ HDL Wrapper is needed for IP Integrator Block
- Bitstream must be generated when PL has any IP
- The FPGA must be programmed with the generated hardware bitstream before an application can be run



AMDA XILINX

Thank You

Disclaimer and Attribution

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

© Copyright 2022 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

