



# Creating and Adding Custom IP

2021.2

# Objectives



- ▶ **After completing this module, you will be able to:**
  - Describe the AXI4 transactions
  - Summarize the AXI4 valid/ready acknowledgment model
  - Discuss the AXI4 transactional modes of overlap and simultaneous operations
  - Describe the operation of the AXI4 streaming protocol
  - List the steps involved in creating and packaging IP

# Outline

- ▶ ***AXI4 Transactions***
  - AXI4-Lite Slave
  - AXI4-Lite Master
  - AXI4 Slave/Master
- ▶ Create and Package IP
- ▶ Custom IP
- ▶ Summary

# Basic AXI Transaction Channels

- ▶ Read address channel
- ▶ Read data channel
- ▶ Write address channel
- ▶ Write data channel
- ▶ Write response channel
  - Non-posted write model
    - There will always be a "write response"






# All AXI Channels Use A Basic “VALID/READY” Handshake

- ▶ *SOURCE* asserts and holds VALID when DATA is available
- ▶ *DESTINATION* asserts READY if able to accept DATA
- ▶ DATA transferred when VALID and READY = 1
- ▶ *SOURCE* sends next DATA (if an actual data channel) or deasserts VALID
- ▶ *DESTINATION* deasserts READY if no longer able to accept DATA



# AXI Interface: Handshaking

- ▶ AXI uses a valid/ready handshake acknowledge
  - Address (read/write)
  - Data (read/write)
  - Response (write only)
- ▶ Flexible signaling functionality
  - Inserting wait states
  - Always ready
  - Same cycle acknowledge



# AXI Interconnect

- ▶ axi\_interconnect component
  - Highly configurable
    - Pass Through
    - Conversion Only
    - N-to-1 Interconnect
    - 1-to-N Interconnect
    - N-to-M Interconnect – full crossbar
    - N-to-M Interconnect – shared bus structure
- ▶ Decoupled master and slave interfaces




# AXI4 Transactions: AXI4 Slave/Master



# AXI4

- ▶ Superset of AXI4-Lite
- ▶ Extra signals to support additional features
  - Burst transactions
  - Transaction ordering
- ▶ Not all AXI4 signals used by Xilinx IP
  - Ignored, or Pass through
- ▶ Single Read/Write transactions similar to AXI lite
  - Transaction ID
  - LAST signal




Example of read from AXI4 BRAM

# AXI4 Read Transaction


## Multiple reads, not burst transaction

- ▶ Multiple read transactions are identified by different read IDs
  - For a burst transaction only one read ID would have been used
- ▶ Separate RLAST for corresponding read transactions
- ▶ ARSIZE=2 indicates 4 bytes are being read
  - 0 : 1 byte
  - 1 : 2 bytes
  - 2 : 4 bytes



Example of multiple reads from AXI4 BRAM

# AXI4 Write Transaction




Example of AXI4 write transaction

# AXI4 Write Transaction

## Multiple write, not burst

- ▶ Multiple write transactions are identified by different write IDs (AWID)
  - For a burst transaction only one write ID would have been used
- ▶ Separate OKAY status for corresponding write transactions
- ▶ WSTRB=0xF indicates entire word is being written




Example of AXI4 multiple write transactions

# AXI4 Write Burst

## Burst Data Phase 4 Writes

- ▶ Single Burst transaction
  - AWLEN = 3 (Burst Size)
  - Length = AWLEN+1 (4 transactions)
- ▶ INCR from Base AWADDR
- ▶ WSTRB=0xF indicates entire word is being written
- ▶ LAST indicates end of burst
  - AWLEN also indicates the size of the burst
- ▶ A burst must not cross a 4KB Boundary



Example of AXI4 write burst transaction

# Documentation

- ▶ Xilinx AXI Reference Guide, UG761
  - AXI Usage in Xilinx FPGAs
    - Introduce key concepts of the AXI protocol
    - Explains what features of AXI Xilinx has adopted
- ▶ ARM specifications
  - AMBA AXI Protocol Version 2.0
  - AMBA 4 AXI4-Stream Protocol Version 1.0
  - <http://infocenter.arm.com/help/topic/com.arm.doc.set.amba>

# AXI4 Signals (AXI4, AXI4-Lite)

	AXI4	AXI4-Lite
Glb	ACLK	
	ARESETN	
Write Address	AWID	
	AWADDR	
	AWLEN	
	AWSIZE	
	AWBURST	
	AWLOCK	
	AWCACHE	
	AWPROT	
	AWQOS	
	AWREGION	
	AWUSER	
	AWVALID	
	AWREADY	

	AXI4	AXI4-Lite
Write Data	WDATA	WDATA(1)
	WSTRB	WSTRB(2)
	WLAST	
	WUSER	
	WVALID	
	WREADY	
Write Response	BID	
	BRESP	BRESP(3)
	BUSER	
	BVALID	
	BREADY	


	AXI4	AXI4-Lite
Read Address	ARID	
	ARADDR	
	ARLEN	
	ARSIZE	
	ARBURST	
	ARLOCK	
	ARCACHE	
	ARPROT	
	ARQOS	
	ARREGION	
	ARUSER	
	ARVALID	
	ARREADY	

	AXI4	AXI4-Lite
Read Data	RID	
	RDATA	RDATA(1)
	RRESP	RRESP(3)
	RLAST	
	RUSER	
	RVALID	
	RREADY	

- (1) 32-bit only
- (2) Slave can ignore assuming all bytes valid
- (3) EXOKAY not supported

# AXI4

- ▶ Extra signals to support additional features
  - Superset of AXI4-Lite
  - Burst transactions
  - Transaction ordering
- ▶ Not all AXI4 signals used by Xilinx IP
  - Ignored, or Pass through
- ▶ Single Read/Write transactions
  - Similar to AXI lite
  - Transaction ID
  - LAST signal
- ▶ Memory space






# Create and Package IP: Create IP

# Create and Package IP

- ▶ The Create and Package IP wizard allows you to
  - *Create* a template for a new peripheral
  - *Package* the current project
    - Only available if project is open
  - *Package* an existing project
- ▶ The packager allows IP to be included in the IP Catalog for distribution
- ▶ It uses IP-XACT format
- ▶ Complete set of files included
  - Source code, Constraints, Test Benches (simulation files), documentation



# Create Custom IP

- ▶ Create and Package IP Wizard
  - ▶ Generates HDL template for
    - Slave/Master
      - AXI Lite/Full/Stream
- ▶ Optionally Generates
  - Software Driver
    - Only for AXI Lite and Full slave interface
  - Test Software Application
  - AXI4 BFM Example

Create and Package New IP

**Create Peripheral, Package IP or Package a Block Design**

Please select one of the following tasks.

**Packaging Options**

- ☐ Package your current project  
Use the project as the source for creating a new IP Definition.
- ☐ Package a block design from the current project  
Choose a block design as the source for creating a new IP Definition.  
Select a block design: design\_1
- ☐ Package a specified directory  
Choose a directory as the source for creating a new IP Definition.


**Create AXI4 Peripheral**

- ☒ Create a new AXI4 peripheral  
Create an AXI4 IP, driver, software test application, IP Integrator AXI4 VIP simulation and debug demonstration design.

? < Back Next > Finish Cancel

# Create Custom IP

- ▶ Add IP to repository
- ▶ Edit IP
- ▶ Verify
  - BFM Simulation Example Design
  - JTAG



# Generated Template for AXI Lite

- ▶ HDL implementation of AXI Interface
  - 32-bit data width
- ▶ User specifies required number of registers (minimum 4)
- ▶ Read/write to/from Registers implemented
- ▶ User logic can be easily connected
- ▶ User logic can be a hierarchical design

```

case ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
2'h0:
  for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_inc
    if ( S_AXI_WSTRB[byte_index] == 1 ) begin
      // Respective byte enables are asserted as per write strobes
      // Slave register 0
      slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
    end
2'h1:
  for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_inc
    if ( S_AXI_WSTRB[byte_index] == 1 ) begin
      // Respective byte enables are asserted as per write strobes
      // Slave register 1
      slv_reg1[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
    end
2'h2:
  for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_inc
    if ( S_AXI_WSTRB[byte_index] == 1 ) begin
      // Respective byte enables are asserted as per write strobes
      // Slave register 2
      slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
    end
2'h3:
  for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_inc
    if ( S_AXI_WSTRB[byte_index] == 1 ) begin
      // Respective byte enables are asserted as per write strobes
      // Slave register 3
      slv_reg3[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
    end

```

# HDL AXI Lite

- ▶ Connect user logic to registers, or modify design

```

if (slv_reg_wren)
begin
  case (
    2'h0:
      for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
        if ( S_AXI_WSTRB[byte_index] == 1 ) begin
          // Respective byte enables are asserted as per write strobes
          // Slave register 0
          slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
        end
    2'h1:
      for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
        if ( S_AXI_WSTRB[byte_index] == 1 ) begin
          // Respective byte enables are asserted as per write strobes
          // Slave register 1
          slv_reg1[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
        end
  end
end

```

Address

Register

Data

# Generated Template for AXI Full

- ▶ HDL AXI Full Interface
  - 32-bit data interface
- ▶ Burst transaction support implemented
  - Specify size of memory space
  - Up to 1024 Bytes
- ▶ Example code implementing block memory
  - User logic can connect or replace this section

```

case (S_AXI_AWBURST)
  2'b00: // fixed burst
    // The write address for all the beats in the transaction are fixed
    begin
      axi_awaddr <= axi_awaddr;
      //for awsize = 4 bytes (010)
    end
  2'b01: //incremental burst
    // The write address for all the beats in the transaction are increments by :
    begin
      axi_awaddr[C_S_AXI_ADDR_WIDTH - 1:ADDR_LSB] <= axi_awaddr[C_S_AXI_ADDR_W
      //awaddr aligned to 4 byte boundary
      axi_awaddr[ADDR_LSB-1:0] <= {ADDR_LSB{1'b0}};
      //for awsize = 4 bytes (010)
    end
  2'b10: //Wrapping burst
    // The write address wraps when the address reaches wrap boundary
    if (aw_wrap_en)
      begin
        axi_awaddr <= (axi_awaddr - aw_wrap_size);
      end
    else
      begin
        axi_awaddr[C_S_AXI_ADDR_WIDTH - 1:ADDR_LSB] <= axi_awaddr[C_S_AXI_ADDR_
        axi_awaddr[ADDR_LSB-1:0] <= {ADDR_LSB{1'b0}};
      end
    end
  default: //reserved (incremental burst for example)
    begin
      axi_awaddr <= axi_awaddr[C_S_AXI_ADDR_WIDTH - 1:ADDR_LSB] + 1;
      //for awsize = 4 bytes (010)
    end
end

```

# Files created

- ▶ component.xml
  - IP XACT description
- ▶ bd
  - Block Diagram tcl file
- ▶ drivers
  - SDK and software files (c code)
  - Simple register/memory read/write functionality
  - Simple SelfTest() code
- ▶ hdl
  - Verilog/VHDL (should be inside project directory)
- ▶ xgui
  - GUI tcl file

```
XStatus LED_IP_Reg_SelfTest(void * baseaddr_p)
{
    -----

    xil_printf("*****\n\r");
    xil_printf("* User Peripheral Self Test\n\r");
    xil_printf("*****\n\n\r");

    /*
     * Write to user logic slave module register(s) and read back
     */
    xil_printf("User logic slave module test...\n\r");


    for (write_loop_index = 0 ; write_loop_index < 4; write_loop_index++)
        LED_IP_mWriteReg (baseaddr, write_loop_index*4, (write_loop_index+1)
            READ_WRITE_MUL_FACTOR);

    for (read_loop_index = 0 ; read_loop_index < 4; read_loop_index++)
        if ( LED_IP_mReadReg (baseaddr, read_loop_index*4) != (read_loop_in
            +1)*READ_WRITE_MUL_FACTOR) {
            xil_printf ("Error reading register value at address %x\n", (int)
                baseaddr + read_loop_index*4);
            return XST_FAILURE;
        }
}
```



# Edit IP


- ▶ New Vivado project will open
- ▶ Template files have been generated and are added to the project
- ▶ IP can now be edited
  - Modify existing template files, add user source files
- ▶ IP Packager will be open
  - Last step is to Package IP



# Create and Package IP: Package IP


# Reusing Your IP

- ▶ IP from many sources can be packaged and made available in Vivado
- ▶ All IP available in the Vivado IP Catalog can be used to create IP Integrator designs
- ▶ Any IP Integrator diagram can be quickly packaged as a single complex IP



# Package IP

- ▶ Package current project
  - Must be open!
  - Package generated HDL
- ▶ Package a directory (another project/source files)
  - Option to package as a library core
  - Core can be referenced by other IP
  - Core not available standalone (Will not display in IP Catalog)
- ▶ Create New AXI4 Peripheral (previous section)
  - Will also need to be packaged
  - Similar steps to package for all three flows



# IP-XACT

- ▶ Industry Standard (IEEE) XML format to describe IP using meta-data
  - Ports
  - Interfaces
  - Configurable Parameters
  - Files, documentation
- ▶ IP-XACT only describes high level information about IP, not low level description, so does not replace HDL or Software.
- ▶ Enables automatic connection, configuration and integration
- ▶ Enables integration of 3<sup>rd</sup> Party IP
  - (And Export of your own IP)



# IP Packager

- ▶ Automatically analyse project/files to determine parameters
- ▶ Initial Summary
- ▶ Identifies
  - Files
    - Source HDL, Testbenches, Documentation,
  - Parameters
    - Configurable
  - Ports
  - Interfaces
  - Compatibility
- ▶ Creates GUI Layout for IPI

# IP Packager

- ▶ Modify configuration
  - Properties
  - Compatibility
  - Files
  - Custom parameters
  - Ports
  - Interfaces
  - Address and Memory
  - IP and security
- ▶ Project can be updated – e.g., source files added
  - Changes will be reflected in packager
- ▶ Review and package

The screenshot shows the 'Package IP - myip' window with the 'Identification' step selected in the 'Packaging Steps' list. The 'Identification' section contains the following fields:

- Vendor: xilinx.com
- Library: user
- Name: myip
- Version: 1.0
- Display name: myip\_v1.0
- Description: My new AXI IP
- Vendor display name: (empty)
- Company url: (empty)
- Root directory: c:/Users/zqx06/Workspace/Xilinx/XUP\_Workshop/ip\_repo/myip\_1.0
- Xml file name: c:/Users/zqx06/Workspace/Xilinx/XUP\_Workshop/ip\_repo/myip\_1.0/component.xml

The 'Categories' section shows a list with the following items:

- AXI\_Peripheral

# Customizing IP for Reuse in IP Packager

Project Summary

Package IP - myip

Packaging Steps

Identification

Compatibility

File Groups

Customization Parameters

Ports and Interfaces

Addressing and Memory

Customization GUI

Review and Package

File Groups

Standard

Advanced

Verilog Synthesis (2)

Verilog Simulation (2)

Software Driver (6)

UI Layout (1)

Block Diagram (1)

Name	Library Name	Type	Is Include	File Group Name	Model Name
Standard			<input type="checkbox"/>		
Advanced			<input type="checkbox"/>		
Verilog Synthesis (2)			<input type="checkbox"/>		myip_v1_0
hdl/myip_v1_0_S00_AXI.v		verilogSource	<input type="checkbox"/>	xilinx_verilogsynthesis	
hdl/myip_v1_0.v		verilogSource	<input type="checkbox"/>	xilinx_verilogsynthesis	
Verilog Simulation (2)			<input type="checkbox"/>		myip_v1_0
hdl/myip_v1_0_S00_AXI.v		verilogSource	<input type="checkbox"/>	xilinx_verilogbehavioralsimulation	
hdl/myip_v1_0.v		verilogSource	<input type="checkbox"/>	xilinx_verilogbehavioralsimulation	
Software Driver (6)			<input type="checkbox"/>		
drivers/myip_v1_0/data/myip.mdd		mdd driver_mdd	<input type="checkbox"/>	xilinx_softwaredriver	
drivers/myip_v1_0/data/myip.tcl		tclSource driver_tcl	<input type="checkbox"/>	xilinx_softwaredriver	
drivers/myip_v1_0/src/Makefile		driver_src	<input type="checkbox"/>	xilinx_softwaredriver	
drivers/myip_v1_0/src/myip.h		cSource driver_src	<input type="checkbox"/>	xilinx_softwaredriver	
drivers/myip_v1_0/src/myip.c		cSource driver_src	<input type="checkbox"/>	xilinx_softwaredriver	
drivers/myip_v1_0/src/myip_selftest.c		cSource driver_src	<input type="checkbox"/>	xilinx_softwaredriver	
UI Layout (1)			<input type="checkbox"/>		
xgui/myip_v1_0.tcl		tclSource	<input type="checkbox"/>	xilinx_xpgui	
Block Diagram (1)			<input type="checkbox"/>		
bd/bd.tcl		tclSource	<input type="checkbox"/>	bd_tcl	


Select Options

Add, Edit or change defaults



# IP repository

- ▶ Extend the Vivado IP Catalog by adding additional IP Repositories
- ▶ Third party IP, your custom IP, and Xilinx IP are displayed in an identical manner
- ▶ Packager creates .xml file for the IP
- ▶ Specify the directory of the user/third party IP repository
  - Can be done automatically from packager
  - Access from project settings, or IP Catalog
  - Displays the IP that has been found
- ▶ Displays IP in the repository for use in IPI



# Summary

# Summary

- ▶ AXI4 interface defines five channels
  - All channels use basic VALID/READY handshake to complete a transfer
- ▶ AXI Interconnect extends AXI interface by allowing 1-to-N, N-to-1, N-to-M, and M-to-N connections
- ▶ Custom IP can be imported using IP Packager
- ▶ Include in the IP Repository for reuse across projects
- ▶ Create and Package wizard supports AXI Lite, Full, and Stream compatible IP creation and packaging
  - Handles interface side protocol
  - Provides template to add HDL functionality
  - Packages into the IP Catalog



Thank You

## Disclaimer and Attribution

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

© Copyright 2022 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

