



Lab2 Intro

Adding IP in PL


2021.2

Introduction

- ▶ This lab guides you through the process of extending the processing system you created in the previous lab by adding two GPIO IPs in PL

ARM Cortex-A9 based Embedded System Design

Lab2: Adding IPs in PL



Procedure

- ▶ Open the project in Vivado
- ▶ Add and configure GPIO peripherals in the system in the IP Integrator
- ▶ Add external ports
- ▶ Generate the bitstream and export to Vitis
- ▶ Create a TestApp application in Vitis IDE
- ▶ Verify the functionality in hardware

Summary

- ▶ The GP Master interface of the PS was enabled. GPIO peripherals were added from the IP catalog and connected to the Processing System through the 32b Master GP interface.
- ▶ The peripherals were configured and external FPGA connections were established. Pin location constraints were made using IP Integrator Automation, and also manually, to connect the peripherals to push buttons and DIP switches.
- ▶ A TestApp application project was created and the functionality was verified after downloading the bitstream and executing the program.



Thank You

Disclaimer and Attribution

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

© Copyright 2022 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

