



Lab3 Intro

Adding Custom IP in PL


2021.2

Introduction

- ▶ This lab guides you through the process of Creating and adding a custom IP.
- ▶ You will use the Create Import Peripheral Wizard to create the custom IP and use IP Packager to package it for use with IP Integrator.
- ▶ An AXI BRAM controller and BRAM will also be used.

ARM Cortex-A9 based Embedded System Design

Lab3: Adding Custom IP in PL



Procedure

- ▶ Open the project in Vivado
- ▶ Create/modify a Custom IP to create the peripheral functionality
- ▶ Package the IP using IP Packager
- ▶ Import and Add the peripheral into the existing system
- ▶ Add BRAM for the next lab and build the PL design

Summary

- ▶ A template for a peripheral was created using the Create and Package IP Wizard
- ▶ Logic was added to the templates to create a LED peripheral.
- ▶ The IP Packager was used to package the IP so that it could be imported into the IP catalog.
- ▶ The IP was imported and added to the design.
- ▶ The final step was to add a BRAM to the system and build the PL for the next lab



Thank You

Disclaimer and Attribution

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

© Copyright 2022 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

