# Stephen Johnston

## ECE 171 Project 2 Winter 2017

### **Problem Description**

### **Project function**

The previous project described a 2 bit comparator that determined three different properties of the object.

- The first one determines if an object is equal to the second object.
- The second function determines if an object is greater than the second object.
  - The third function determines if an object is less than the second object.

Importantly, it should be also known that the greater than and the less than functions are not mutually exclusive. If one is zero, it is not always the case that the other is one.

In this project, we need to be able to expand this comparator to any amounts of bits that the operator requires in an easy and clear operation.

#### Requirements

- The project must be expandable for any number of bits.
- The test bench must verify all values for eight bits.

## **Project Deliverables**


- Black box diagram of all functions
- VHL source code
- SOP equations for each function
- Timing diagram for the 2 bit design

# **Project Approach**

- 1. Design a black box diagram, determining both the inputs and outputs.
- 2. Build a truth table that shows the expected inputs and outputs for the desired function.
- 3. Interpret the truth table onto the already designed comparator 4. Code the minimized functions in VHL, in behavioral data flow
- 5. Verify the code with a test bench

# Project Design

## Black box and truth table diagrams



Black Box diagram for the first iteration.

					rul			
IG	TLT	IFQ	LT	BOT	GT	OLT	OGGI	051
O	0		0	0	1	0	0	1
0	δ	1	0	1	0	0	A	0
0	0	1	1	0	Ø	11	0	0
0	ı	0	X	X	×	1	0	0
-1	0	0	X	X	X	0	0	1

Truth Table for expanded comparator

```
Working directory: "N:\Project 2\project2\"
Executable file: C:\SynaptiCAD\bin\win32\simxloader32.exe
Program arguments:
C:\SynaptiCAD\bin\win32\simxloader32.exe -s +loadpli1=syncadverilogx dll +linedebug
SynaptiCAD\VHDL/Verilog simulator rev. 45598.20072.
simgen: Note: Loaded recent snapshot 'Compare8BitTest' from library 'work'.
vpi.r: Note: PLI veriusertfs array loaded from library: 'syncadverilogx.dll' using bootstrap: 'register_syncad_tasks'
Init time: 8.1 s (CPU time: 8.1 s)
sim> start_corba_msg_pump
sim> run
SIM: **** Congratulations! No errors detected

Simulation finished via $finish(1) at time 6553800 ns
Simulation time: 0.1 s (CPU time: 0.1 s)
```

#### Simulation output

### Source Code

### Project dataflow description

```
2 module Compare8Bit (A, B, IEQ, ILT, IGT, OEQ, OLT, OGT);
3 input [7:0] A, B;
4 input IEQ, ILT, IGT;
5 output OEQ, OLT, OGT;
6 wire I1, I2, I3, I4, I5, I6, I7, I8, I9;
8 program A1 (A[7:6], B[7:6], IEQ, ILT, IGT, I1, I2, I3);
9 program A2 (A[5:4],B[5:4],I1,I2,I3,I4,I5,I6);
10 program A3 (A[3:2], B[3:2], I4, I5, I6, I7, I8, I9);
 program A4 (A[1:0],B[1:0],I7,I8,I9,OEQ,OLT,OGT);
 endmodule
14
17 ///////As requested, the files are placed into a single program
18 module program (A,B, INEQ, INLT, INGT, OEQ, OLT, OGT);
19 input [1:0] A,B;
20 input INEQ, INLT, INGT;
output OEQ, OLT, OGT;
assign \#6 \text{ OGT} = \text{INGT}
```

## Verilog simulation for a single 2 bit comparator

