Project Name

Variant: [No Variations]

0.1P 01.02.2018

RELEASED 07-APR-2015

Page	Document	Page	Document	Page	Document	Page	Document
01	COVER PAGE	09		17		25	
02	REVISION HISTORY	10		18		26	
03	BLOCK DIAGRAM	11		19		27	
04	SCHEMATIC_SHEET_1	12		20		28	
05	SCHEMATIC_SHEET_2	13		21		29	
06	SCHEMATIC_SHEET_3	14		22		30	
07		15		23		31	
08		16		24		32	

DESIGN CONSIDERATIONS

DESIGN NOTE: Example text for informational design notes. DESIGN NOTE: Example text for cautionary design notes. DESIGN NOTE: Example text for debug notes. DESIGN NOTE: Example text for critical design notes. LAYOUT NOTE: Example text for critical layout guidelines.

> A P P R O V E D REV: 0.1P / 31.01.2018



REVISION HISTORY

Rev. Date Author Description

0.1P 01/02/2017

COVER PAGE


COVER PAGE

TODOS, PROPOSALS & IMPROVEMENTS

Text

A P P R O V E D REV: 0.1P / 31.01.2018

ie-track-kit-pwr-1.PrjPcb (Block Diagram)




A P P R O V E D REV: 0.1P / 31.01.2018



Lodz University of Technology Institute of Electronics ul. Wolczanska 211/215 90-924 LODZ, POLAND


* /*



A P P R O V E D


REV: 0.1P / 31.01.2018






A P P R O V E D REV: 0.1P / 31.01.2018

P Lo








APPROVED

REV: 0.1P / 31.01.2018










A P P R O V E D REV: 0.1P / 31.01.2018

P

Lodz University of Technology Institute of Electronics ul. Wolczanska 211/215 90-924 LODZ, POLAND

X/Y

Α4



APPROVED

REV: 0.1P / 31.01.2018

