Slicudis. RISC. Machine. Manual



ISA version 5.3 Pre-release 1 Written by Santiago Licudis



Contents

| Recent changelog | 2 |
|---|----|
| Introduction | 3 |
| Syntax specifications | 3 |
| Instruction Set naming convention | 4 |
| Base Instructions | 5 |
| Formats | 5 |
| Arithmetic instructions. | 5 |
| Arithmetic instructions with immediate values | 6 |
| LUI (Load upper immediate) | 8 |
| Memory storing | 8 |
| Memory loading | 9 |
| JAL (Jump and link) | 9 |
| JALR (Jump to register and link) | |
| Conditional jumping. | 10 |
| Pseudo-instructions | 11 |
| Macro-instructions | |
| Registers | 16 |
| Register file | 16 |
| Special purpose internal registers | 17 |
| Standard extensions | 18 |
| Base system extension. | 18 |
| Register reduction extension (H) | 24 |
| Multiplication/Division extension (M) | 24 |
| Atomic extension (A) | |
| 64-bit extension (SRM64) | 35 |
| Base instruction set | 35 |
| Multiplication / Division extension | |
| Atomic extension | |
| Interrupt and exception handling | |
| Interrupt cause IDs | 41 |

Recent changelog

- Changed the data format to little endian
- Implemented the **fence** instruction as part of the base **System extension** instead of implementing it into the **Zmo extension** (which was now removed)
- Joined all the opcodes of the base **System extension** into a single opcode
- Removed the Q bit from the **64-bit extension**
- Implemented 32-bit-specific arithmetic instructions as part of the 64-bit extension
- Moved the instructions from the **M extension** to opcode 0x0
- Implemented sslt and sslti as part of the base instruction set
- Implemented the A (Atomic) extension
- Separated **SRM64** from the common standard extensions

Introduction

SRM is an open source 32-bit little endian reduced instruction set architecture designed by Santiago Licudis with self-educational purposes and the potential of being used in real life applications and education in institutions.

Syntax specifications

This manual uses **System Verilog** and **C-like** syntax for the symbology, operators and concatenations.

The operand "rd" is defined as the destination register used by an instruction. "rs1" and "rs2" are defined as the source registers.

The operand "imm" is defined as an immediate value. All the immediate values are sign-extended unless it's specified that it's unsigned in the instruction definitions / notes.

The operand "**opcode**" indicates the main opcode of an instruction.

The operands "fn4" and "fn7" are secondary opcodes used by the instructions.

The symbol "\$" is the position of the instruction/label that uses it.

Instruction Set naming convention

A specific syntax system is used for naming variations of the instruction set. The names start with "SRM". Then the register size is specified (Example: SRM32). After that the extensions are specified (Example: SRM32SMA = 32-bit SRM with the Multiplication/Division and Atomic extensions)

Instruction extensions:

- S Base system extension
- M Multiplication and division extension
- A Atomic extension
- H Register reduction extension
- L Hypervisor extension (Work in progress)
- F- Single precision Floating point extension (Work in progress)
- **D** Double precision Floating point extension (Work in progress)

Zvm - Protected/Virtual memory extension (Work in progress)

Bit size extensions:

SRM32 - Standard 32-bit SRM SRM64 - 64-bit extension

Examples:

Useful for small microcontrollers: SRM32H Useful for a graphing calculator: SRM32MF

Technically the most advanced SRM CPU: SRM64SMALFZvm

Base Instructions

Formats

| FMT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|------------|----|----|------|------|----|----|----|----|-----|----|--------|----|----|----|--------|----|----|-----|--------|----|------------|---|---|--------|---|---|---|---|---|---|---|
| DI | imm [20:0] | | | | | | | | | | | | rd | | | opcode | | | | | | | | | | | | | | | | |
| DSS | | | | fn7 | | | | | | rs2 | | | | fn | 4 | | | | rs1 | | | rd | | | opcode | | | | | | | |
| DSI | imm [11:0] | | | | | | | fn | 4 | | | rs1 rd | | | | | | | | opcode | | | | | | | | | | | | |
| SSI | | | im | m [6 | 6:0] | | | | | rs2 | | | | fn | 4 | | | | rs1 | | | imm [11:7] | | | opcode | | | | | | | |

Arithmetic instructions

Opcode: 0x0 / 0b000000

Format: DSS FN7: 0x0

ADD: (Add)

<u>Description:</u> Adds registers **rs1** and **rs2**, and stores the result in register **rd**.

Syntax: add {rd}, {rs1}, {rs2}

FN4: 0x0

SUB: (Subtract)

<u>Description:</u> Subtracts register **rs1** by register **rs2**, and stores the result in register **rd**.

<u>Syntax:</u> sub {rd}, {rs1}, {rs2}

FN4: 0x1

AND: (Bitwise AND)

<u>Description</u>: Bitwise AND between registers **rs1** and **rs2**, and stores the result in register **rd**.

Syntax: and {rd}, {rs1}, {rs2}

FN4: 0x2

OR: (Bitwise OR)

Description: Bitwise OR between registers rs1 and rs2, and stores the result in register rd.

Syntax: or {rd}, {rs1}, {rs2}

FN4: 0x3

XOR: (Bitwise **XOR**)

<u>Description:</u> Bitwise XOR between registers **rs1** and **rs2**, and stores the result in register **rd**.

<u>Syntax:</u> xor {rd}, {rs1}, {rs2}

SHR: (Logical right shift)

<u>Description:</u> Shifts register rs1 by register rs2 to the right, and stores the result in register rd.

<u>Syntax:</u> shr {rd}, {rs1}, {rs2}

FN4: 0x5

ASR: (Arithmetic right shift)

<u>Description:</u> Shifts register **rs1** by register **rs2** to the right. The MSBs are set to the sign of register **rs1**. The result is stored in register **rd**.

Syntax: asr {rd}, {rs1}, {rs2}

FN4: 0x6

SHL: (Logical left shift)

<u>Description:</u> Shifts register **rs1** by register **rs2** to the left, and stores the result in register **rd**.

<u>Syntax:</u> shl {rd}, {rs1}, {rs2}

FN4: 0x7

CCH: (Addition carry check)

<u>Description:</u> Sets register **rd** to bit 32 of an addition between register **rs1** and register **rs2**

Syntax: cch {rd}, {rs1}, {rs2}

FN4: 0x8

BCH: (Subtraction borrow check)

<u>Description:</u> Sets register **rd** to bit 32 of a subtraction between register **rs1** and register **rs2**

Syntax: bch {rd}, {rs1}, {rs2}

FN4: 0x9

SSLT: (Set if signed less than)

<u>Description:</u> if register rs1 is less than register rs2 in the context of signed values, set register

rd to 1. Else, set register **rd** to 0 <u>Syntax:</u> sslt {rd}, {rs1}, {rs2}

<u>FN4:</u> 0xA

Arithmetic instructions with immediate values

Opcode: 0x1 / 0b000001

Format: DSI

ADDI: (Add immediate)

<u>Description:</u> Adds registers **rs1** by **imm**, and stores the result in register **rd**.

Syntax: addi {rd}, {rs1}, {imm}

<u>FN4:</u> 0x0

ANDI: (Bitwise AND immediate)

<u>Description</u>: Bitwise AND between register **rs1** and **imm**, and stores the result in register **rd**.

Syntax: andi {rd}, {rs1}, {imm}

FN4: 0x2

ORI: (Bitwise OR immediate)

<u>Description:</u> Bitwise OR between register **rs1** and **imm**, and stores the result in register **rd**.

Syntax: ori {rd}, {rs1}, {imm}

FN4: 0x3

XORI: (Bitwise **XOR** immediate)

<u>Description:</u> Bitwise XOR between register **rs1** and **imm**, and stores the result in register **rd**.

Syntax: xori {rd}, {rs1}, {imm}

<u>FN4:</u> 0x4

SHRI: (Logical right shift immediate)

<u>Description:</u> Shifts register **rs1** by **imm** to the right, and stores the result in register **rd**.

Syntax: shri {rd}, {rs1}, {imm}

FN4: 0x5

ASRI: (Arithmetic right shift immediate)

<u>Description:</u> Shifts register **rs1** by **imm** to the right. The MSBs are set to the sign of register **rs1**. The result is stored in register **rd**.

Syntax: asri {rd}, {rs1}, {imm}

FN4: 0x6

SHLI: (Logical left shift immediate)

<u>Description:</u> Shifts register **rs1** by **imm** to the left, and stores the result in register **rd**.

Syntax: shli {rd}, {rs1}, {imm}

<u>FN4:</u> 0x7

CCHI: (Addition carry check immediate)

Description: Sets register **rd** to bit 32 of an addition between register **rs1** and register **imm**.

Syntax: cchi {rd}, {rs1}, {imm}

FN4: 0x8

BCHI: (Subtraction borrow check immediate)

<u>Description:</u> Sets register **rd** to bit 32 of a subtraction between register **rs1** and register **imm**.

Syntax: bchi {rd}, {rs1}, {imm}

SSLTI: (Set if signed less than immediate)

<u>Description:</u> if register **rs1** is less than **imm** in the context of signed values, set register **rd** to

1. Else, set register **rd** to 0

Syntax: sslt {rd}, {rs1}, {imm}

<u>FN4:</u> 0xA

LUI (Load upper immediate)

Opcode: 0x2 / 0b000010

Format: DI

<u>Description:</u> Register **rd** is set to (**imm** << 11).

Syntax: lui {rd}, {imm}

Memory storing

Opcode: 0x3 / 0b000011

Format: SSI

Note: The data format is big endian.

STB: (Store byte)

<u>Description:</u> memory[rs1 + imm] = rs2[7:0].

<u>Syntax:</u> stb {rs2}, [{rs1}, {imm}]

FN4: 0x0

STW: (Store word)

<u>Description:</u> memory [rs1 + imm] = rs2[15:0]. Address[0] is padded with 0.

<u>Syntax:</u> stw {rs2}, [{rs1}, {imm}]

FN4: 0x1

STD: (Store dword)

<u>Description:</u> memory[$\mathbf{rs1} + \mathbf{imm}$] = $\mathbf{rs2}$ [31:0]. Address[1:0] is padded with 0s.

Syntax: std {rs2}, [{rs1}, {imm}]

Memory loading

Opcode: 0x4 / 0b000100

Format: DSI

Note: The data format is big endian.

LDB: (Load byte)

<u>Description</u>: rd = memory[rs1 + imm][7:0]. Zero-extends

Syntax: ldb {rd}, [{rs1}, {imm}]

FN4: 0x0

LDSB: (Load signed byte)

<u>Description</u>: rd = memory[rs1 + imm][7:0]. Sign-extends.

<u>Syntax:</u> ldsb {rd}, [{rs1}, {imm}]

FN4: 0x4

LDW: (Load word)

<u>Description:</u> rd = memory[rs1 + imm][15:0]. Zero-extends and address[0] is padded with 0.

<u>Syntax:</u> ldw {rd}, [{rs1}, {imm}]

FN4: 0x1

LDSW: (Load signed word)

Description: rd = memory[rs1 + imm][15:0]. Sign-extends and address[0] is padded with 0.

<u>Svntax:</u> ldsw {rd}, [{rs1}, {imm}]

FN4: 0x5

LDD: (Load dword)

<u>Description:</u> $\mathbf{rd} = \text{memory}[\mathbf{rs1} + \mathbf{imm}][31:0]$. Zero-extends and address[1:0] is padded with

0s

<u>Syntax:</u> ldw {rd}, [{rs1}, {imm}]

FN4: 0x2

JAL (Jump and link)

Opcode: 0x5 / 0b000101

Format: DI

<u>Description</u>: IP is set to (IP + imm) and the old value of IP+4 is stored to register rd.

<u>Syntax:</u> jal {rd}, {label} (**imm** is the relative position between IP and the label's address).

JALR (Jump to register and link)

Opcode: 0x6 / 0b000110

Format: DSI FN4: 0x0

<u>Description</u>: IP is set to (rs1 + imm) and the old value of IP+4 is stored to register rd.

Syntax: jalr {rd}, {rs1}, {imm}

Conditional jumping

Opcode: 0x7 / 0b000111

Format: SSI

JEQ: (Jump if equal)

<u>Description</u>: IP is set to (IP + **imm**) only if (**rs1** == **rs2**). If not, no operation happens. <u>Syntax</u>: jeq {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address). FN1: 0x0

JLT: (Jump if less than)

<u>Description</u>: IP is set to (IP + **imm**) only if (**rs1** < **rs2**). If not, no operation happens. <u>Syntax</u>: jlt {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address). FN1: 0x1

JSLT: (Jump if signed less than)

<u>Description:</u> IP is set to (IP + **imm**) only if signed (**rs1** < **rs2**). If not, no operation happens. <u>Syntax:</u> jslt {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address).

FN1: 0x2

JNE: (Jump if not equal)

<u>Description</u>: IP is set to (IP + **imm**) only if (**rs1**!= **rs2**). If not, no operation happens. <u>Syntax</u>: jeq {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address).

FN1: 0x4

JGE: (Jump if greater of equal than)

<u>Description:</u> IP is set to (IP + imm) only if (rs1 >= rs2). If not, no operation happens. <u>Syntax:</u> jlt {rs1}, {rs2}, {label} (imm is the relative position between IP and the label's address).

FN1: 0x5

JSGE: (Jump if signed greater or equal than)

<u>Description:</u> IP is set to (IP + **imm**) only if signed (**rs1** >= **rs2**). If not, no operation happens. <u>Syntax:</u> jslt {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address).

FN1: 0x6

Pseudo-instructions

Pseudo-instructions are virtual instructions (used by assemblers) that can be represented by one real instruction.

NOP: (No operation)

<u>Description:</u> No operation. | <u>Conversion:</u> add zr, zr, zr | <u>Syntax:</u> nop

NOT: (Bitwise NOT)

<u>Description:</u> $rd = \sim rs1 \mid Conversion:$ xori $\{rd\}, \{rs1\}, -1 \mid Syntax:$ not $\{rd\}, \{rs1\}$

INC: (Increment)

<u>Description:</u> rd = rs1++ | Conversion: addi $\{rd\}, \{rs1\}, 1 | Syntax:$ inc $\{rd\}, \{rs1\}$

DEC: (Decrement)

<u>Description:</u> rd = rs1 - | Conversion: addi $\{rd\}, \{rs1\}, -1 | Syntax: dec \{rd\}, \{rs1\}$

MOV: (Move)

Description: Move rs1 to rd | Conversion: add {rd}, {rs1}, zr | Syntax: mov {rd}, {rs1}

Move IP:

<u>Description:</u> Move IP + 4 to **rd** | <u>Conversion:</u> jalr zr, {rd}, \$+4 | <u>Syntax:</u> mov {rd}, ip

RET: (Return)

<u>Description:</u> Return from a function call | <u>Conversion:</u> jalr zr, rp, 0 | <u>Syntax:</u> mov {rd}, ip

CLR: (Clear)

<u>Description:</u> Clear **rd** | <u>Conversion:</u> xor {rd}, {rd}, {rd} | <u>Syntax:</u> clr {rd}

NEG: (Negate)

<u>Description:</u> Negate **rd** | <u>Conversion:</u> sub {rd}, zr, {rd} | <u>Syntax:</u> clr {rd}

SLT: (Set less than)

Description: rd = (rs1 < rs2)? 1:0 | Conversion: bch $\{rd\}$, $\{rs1\}$, $\{rs2\}$

<u>Syntax:</u> slt {rd}, {rs1}, {rs2}

JLE: (Jump if less or equal)

<u>Description:</u> Jump if (**rs1** <= **rs2**) | <u>Conversion:</u> jge {rs2}, {rs1}, {label} <u>Syntax:</u> jle {rs1}, {rs2}, {label}

JGT: (Jump if greater than)

<u>Description:</u> Jump if (**rs1** > **rs2**) | <u>Conversion:</u> jlt {rs2}, {rs1}, {label} <u>Syntax:</u> jgt {rs1}, {rs2}, {label}

JMP: (Jump)

Description: Jump | Conversion: jal zr, {label} | Syntax: jmp {label}

SGT: (Set if greater than)

<u>Description:</u> **rd** = (**rs1** > **rs2**) ? 1 : 0 | <u>Conversion:</u> slt {rd}, {rs2}, {rs1} <u>Syntax:</u> sgt {rd}, {rs1}, {rs2}

SSGT: (Set if signed greater than)

<u>Description:</u> **rd** = (**rs1** > **rs2**) ? 1 : 0 | <u>Conversion:</u> sslt {rd}, {rs2}, {rs1} <u>Syntax:</u> ssgt {rd}, {rs1}, {rs2}

JZ: (Jump if zero)

<u>Description:</u> Jump if (**rs1** == 0) | <u>Conversion:</u> jeq {rs1}, zr, {label} <u>Syntax:</u> jz {rs1}, {label}

JNZ: (Jump if not zero)

<u>Description:</u> Jump if (**rs1**!= 0) | <u>Conversion:</u> jne {rs1}, zr, {label} <u>Syntax:</u> jnz {rs1}, {label}

JLZ: (Jump if less than zero)

<u>Description:</u> Jump if (**rs1** < 0) | <u>Conversion:</u> jslt {rs1}, zr, {label} <u>Syntax:</u> jlz {rs1}, {label}

JGZ: (Jump if greater than zero)

<u>Description:</u> Jump if (**rs1** > 0) | <u>Conversion:</u> jslt zr, {rs1}, {label} <u>Syntax:</u> jgz {rs1}, {label}

LEA: (Load effective address)

<u>Description:</u> Load **rd** with the effective address of [**rs1**, **imm**]

<u>Conversion:</u> addi {rd}, {rs1}, {imm} <u>Syntax:</u> lea {rd}, [{rs1}, {imm}]

Macro-instructions

Macro-instructions are virtual instructions (used by assemblers) that can be represented by one real instruction. They take more than one instruction to recreate and sometimes require conditional compilation systems, like LDI.

```
LDI: (Load immediate)
Description: Load rd with an immediate value
Syntax: ldi {rd}, {imm}
Conversion:
if (imm is 0):
       place: clr {rd}
else if (imm is positive):
       if (imm[10:0] != 0):
               place: addi {rd}, zr, {imm}[10:0]
       if (imm[31:11] != 0):
               place: lui {rd}, zr, {imm}[31:11]
else if (imm is negative):
       if (imm[10:0] != 0x7ff):
               place: addi {rd}, zr, -1*{imm[10:0] (positive)}
       if (imm[31:11] != 0x1fffff):
               place: lui {rd}, zr. {imm}[31:11]
PUSH: (Push)
Description: Push rs1 onto the stack
Syntax: push {rs1}
Conversion:
//p is the list of push instructions in a row
//y is the number of those pushes in a row
for (x = 0; x < y; x++):
       place: std \{rs1 \text{ of } p[x]\}, [sp, x^*-4]
place: addi sp, sp, y*-4
POP: (Pop)
<u>Description:</u> Pop to rd from the stack
Syntax: pop {rd}
Conversion:
//p is the list of pop instructions in a row
//y is the number of those pushes in a row
for (x = 0; x = < y; x = x++):
       place: ldb {rd of ps[x]}, [sp, x*4]
place: addi sp, sp, y*4
```

```
XCHG: (Exchange)
```

```
Description: Exchange between rs1 and rs2
Syntax: xchg {rs1}, {rs2}
Conversion:
xor {rs1}, {rs1}, {rs2}
xor {rs2}, {rs1}, {rs2}
xor {rs1}, {rs1}, {rs2}
LD(B/SB/W/SW/D)UPDT: (Load byte/signed byte/word/signed word/dword)
<u>Description:</u> Load rd and load rs1 with the effective address
Syntax: ld(b/sb/w/sw/d)updt {rd}, [{rs1}, {imm}] (Example: ldbupdt s0, [t0, 1])
Conversion:
ld(b/sb/w/sw/d) {rd}, [{rs1}, {imm}]
addi {rs1}, {rs1}, {imm}
ST(B/SB/W/SW/D)UPDT: (Store byte/word/dword)
<u>Description</u>: Store rs2 and load rs1 with the effective address
Syntax: st(b/sb/w/sw/d)updt {rs2}, [{rs1}, {imm}] (Example: stwupdt s0, [t0, 1])
Conversion:
st(b/sb/w/sw/d) \{rs2\}, [\{rs1\}, \{imm\}]
addi {rs1}, {rs1}, {imm}
SSLT: (Set if signed less than)
Description: rd = signed (rs1 < rs2) ? 1 : 0
<u>Syntax:</u> sslt {rd}, {rs1}, {rs2}
Conversion:
sub {rd}, {rs1}, {rs2}
```

BST: (Bit set)

shri {rd}, {rd}, 31

```
Description: rd[imm] = 1
Syntax: bst {rd}, {imm}
Conversion:
if (imm < 12):
       place: ori {rd}, {rd}, 1 << {imm}
else:
       place: ldi at, 1 << \{imm\}
       place: or {rd}, {rd}, at
```

```
BCL: (Bit clear)
\underline{\text{Description:}} \ \text{rd[imm]} = 0
Syntax: bcl {rd}, {imm}
Conversion:
if (imm < 12):
        place: and \{rd\}, \{rd\}, -1*(1 << \{imm\})
else:
        place: ldi at, -1*(1 << \{imm\})
        place: and {rd}, {rd}, at
BFL: (Bit flip)
\underline{\text{Description:}} \text{ rd[imm]} = 0
Syntax: bfl {rd}, {imm}
Conversion:
if (imm < 12):
        place: xori {rd}, {rd}, 1 << {imm}
else:
        place: ldi at, 1 << {imm}
        place: xor{rd}, {rd}, at
```

Registers

Register file

The register files in SRM cores consist of 3 special purpose registers and 29 general purpose registers. The H extension removes r16-31.

| Register | Name | Function | Saver | | | | | | |
|----------|-------|----------------------------------|--------|--|--|--|--|--|--|
| r0 | zr | Constant 0 | - | | | | | | |
| r1 | at | Assembler temporary | Caller | | | | | | |
| r2 | gp | Global pointer | - | | | | | | |
| r3 | tp | Thread pointer | - | | | | | | |
| r4 | rp | Return pointer | Callee | | | | | | |
| r5 | sp | sp Stack pointer | | | | | | | |
| r6 | fp | Frame pointer | Callee | | | | | | |
| r7-9 | a0-2 | Function arguments/return values | Caller | | | | | | |
| r10-12 | s0-2 | Saved registers | Callee | | | | | | |
| r13-20 | t0-7 | Temporaries | Caller | | | | | | |
| r21-28 | s3-8 | Saved registers | Callee | | | | | | |
| r28-31 | a3-a7 | Function arguments | Caller | | | | | | |

Each register has their assigned application for function calls. **ZR** is always 0 and can't be modified, **AT** is a temporary used by assemblers for macro-instructions, **RP** contains the return address for function calls, **SP** points at the top-most value of the stack, FP is used to delineate the boundary between two stack frames, **GP** is used for fast access to global variables and data structures, **TP** points at the thread local memory, **A0-5** are used as function arguments and their return values, **S0-8** are used for local variables that are expected to keep their values after function calls, and **T0-7** are used for local variables that become garbage after function calls. The conventions for r1-31 aren't enforced but are highly recommended to follow.

Special purpose internal registers

These registers are outside of the register file and are used for specific applications.

IP: Instruction pointer register; points at the memory location of the current instruction being executed and its reset value is 0x0.

CSRs: Control and Status registers; they contain control and status values/flags. They are from the S (System) extension.

Standard extensions

These extensions expand the instruction set and the new instructions are assigned to specific opcodes to maintain global compatibility.

Base system extension

This extension implements system instructions, privilege modes (User, Kernel and Machine), control and status registers (CSRs) which are mainly for handling interrupts, and instructions for IO.

The System extension supports up to 4096 CSRs.

| Register | Label | Function | Read privilege | Write privilege | | |
|--------------|----------|--|----------------|-----------------|--|--|
| csr0 | mstatus | Machine status register | Machine | Machine | | |
| csr1 | miva | Machine interrupt vector address | Machine | Machine | | |
| csr2 | mra | Machine interrupt return address | Machine | Machine | | |
| csr3 | mcause | Machine interrupt cause | Machine | Machine | | |
| csr4 | mrpiv | Machine interrupt saved privilege mode | Machine | Machine | | |
| csr5-1023 | reserved | reserved | Machine | Machine | | |
| csr6-2047 | reserved | reserved | reserved | reserved | | |
| csr2048 | kstatus | Kernel status register | Kernel | Kernel | | |
| csr2049 | kiva | Kernel interrupt vector address | Kernel | Kernel | | |
| csr2050 | kra | Kernel interrupt return address | Kernel | Kernel | | |
| csr2051 | kcause | Kernel interrupt cause | Kernel | Kernel | | |
| csr2052 | kpriv | Kernel interrupt saved privilege mode | Kernel | Kernel | | |
| csr2053-3071 | reserved | reserved | Kernel | Kernel | | |
| csr3072-4095 | reserved | reserved | User | User | | |

MSTATUS: (Machine status register)

| Bit position | Function |
|--------------|---|
| 0 | Enable external interrupts at machine level |
| 1 - 2 | Current privilege mode |

KSTATUS: (Kernel status register)

| Bit position | Function |
|--------------|--|
| 0 | Enable external interrupts at kernel level |

PRIVILEGE LEVELS:

- 0 USER (Least privileged): Restricted hardware and memory access
- 1 KERNEL: Unrestricted access to every user-level process and almost all IO
- 2 RESERVED
- 3 MACHINE (Most privileged)

New formats:

| FMT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-----------------|----|----|----|----|----|-----|--------------|----|----|----|----|----------|----|--------|----|----|----|----|--------|----|----|---|---|---|---|---|---|---|---|---|---|
| CSB imm [11:0] | | | | | | | | reserved sel | | | | | | | opcode | | | | | | | | | | | | | | | | | |
| FNC | C fn7 - I O R W | | | | | | fn4 | | | | | | reserved | | | | | | | opcode | | | | | | | | | | | | |

Opcode: 0x8 / 0b001000

SYSCALL: (System call)

<u>Format:</u> DSS <u>FN4:</u> 0x0 <u>FN7:</u> 0x0

<u>Description:</u> Transfers control to a higher privilege level (see the **Interrupt and exception**

handling section for more details).

Syntax: syscall

SYSBREAK: (System break)

Format: DSS FN4: 0x0 FN7: 0x1

<u>Description:</u> Transfers control to a higher privilege level for debugging purposes (see the

Interrupt and exception handling section for more details).

Syntax: syscall

MRET: (Machine return)

Format: DSS FN4: 0x1 FN7: 0x3

<u>Description:</u> IP is set to the contents of the **mra** CSR and the privilege mode is set to the contents of **mpriv**. This instruction can only be executed on privilege level 3.

Syntax: mret

SYSRET: (System return)

<u>Format:</u> DSS <u>FN4:</u> 0x1 <u>FN7:</u> 0x1

<u>Description</u>: IP is set to the contents of the **kra** CSR and the privilege mode is set to the contents of **kpriv**. This instruction can only be executed on privilege level 1+.

Syntax: sysret

CSRR: (CSR read)

Format: DSI FN4: 0x2

<u>Description:</u> Register **rd** is set to csr[imm] if the privilege mode allows the program to write to the selected CSR (If not, the value returned is 0).

Syntax: csrr {rd}, {csr}

CSRW: (CSR write)

Format: DSI FN4: 0x3

 $\underline{\text{Description:}}\ \text{csr}[\text{imm}]\ \text{is set to register } \mathbf{rs1}\ \text{if the privilege mode allows the program to write}$

to the selected CSR.

Syntax: csrr {rs1}, {csr}

CSRS: (CSR bit set)

Format: CSB FN4: 0x4

Description: csr[imm][sel] is set to 1 (rd and rs1 are just the operands, not the selected

registers by them).

Syntax: csrs {csr}, {position}

CSRC: (CSR bit clear)

Format: CSB FN4: 0x5

<u>Description:</u> csr[**imm**][sel] is set to 0 (rd and rs1 are just the operands, not the selected registers by them).

Syntax: csrs {csr}, {position}

INB: (Input byte)

Format: DSI FN4: 0x6 FN7: 0x0

<u>Description:</u> Register **rd** is set to the input data of port [**rs1**][7:0]. Zero-extends. This instruction can only be executed on a privilege level equal or higher than level 1.

Syntax: inb {rd}, [{rs1}, {imm}]

INW: (Input word)

Format: DSI FN4: 0x6 FN7: 0x1

<u>Description:</u> Register **rd** is set to the input data of port [**rs1**][15:0]. Zero-extends and the lowest bit of the address is padded with a 0. This instruction can only be executed on a privilege level equal or higher than level 1.

<u>Syntax:</u> inw {rd}, [{rs1}, {imm}]

IND: (Input dword)

Format: DSI FN4: 0x6 FN7: 0x2

<u>Description:</u> Register **rd** is set to the input data of port [**rs1**][31:0]. Zero-extends and the lowest 2 bits of the address are padded with a 0s. This instruction can only be executed on a privilege level equal or higher than level 1.

<u>Syntax:</u> ind {rd}, [{rs1}, {imm}]

INSB: (Input signed byte)

Format: DSI FN4: 0x6 FN7: 0x4

<u>Description:</u> Register **rd** is set to the input data of port [**rs1**][7:0]. Sign-extends and the lowest 2 bits of the address are padded with a 0s. This instruction can only be executed on a privilege level equal or higher than level 1.

<u>Syntax:</u> insb {rd}, [{rs1}, {imm}]

INSW: (Input signed word)

Format: DSI FN4: 0x6 FN7: 0x5

<u>Description:</u> Register **rd** is set to the input data of port [**rs1**][15:0]. Sign-extends and the lowest 2 bits of the address are padded with a 0s. This instruction can only be executed on a privilege level equal or higher than level 1.

<u>Syntax:</u> insw {rd}, [{rs1}]

OUTB: (Output byte)

Format: SSI FN4: 0x7 FN7: 0x0

<u>Description:</u> port [**rs1**] is set to the contents of register **rs2** [7:0] (Zero-extends). This instruction can only be executed on a privilege level equal or higher than level 1.

<u>Syntax:</u> outb {rs2}, [{rs1}]

OUTW: (Output word)

Format: SSI FN4: 0x7 FN7: 0x1

<u>Description:</u> port [**rs1**] is set to the contents of register **rs2** [15:0] (Zero-extends). This instruction can only be executed on a privilege level equal or higher than level 1.

Syntax: outw $\{rs2\}$, $[\{rs1\}]$

OUTD: (Output dword)

Format: SSI FN4: 0x7 FN7: 0x2

<u>Description:</u> port [**rs1**] is set to the contents of register **rs2** [31:0] (Zero-extends). This instruction can only be executed on a privilege level equal or higher than level 1.

<u>Syntax:</u> outd {rs2}, [{rs1}]

FENCE: (Fence)

Format: FNC FN4: 0x8 FN7: 0x0

<u>Description:</u> Enforce an ordering constraint on memory and IO operations issued before and after the fence instruction. The fence type is defined with the I, O, R, W bits,

<u>Syntax:</u> fence {fence type} (Ex: fence iorw) (Ex: fence iw)

| Type syntax | I bit | O bit | R bit | W bit |
|----------------|-------|-------|-------|-------|
| W | 0 | 0 | 0 | 1 |
| R | 0 | 0 | 1 | 0 |
| RW | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 |
| OW | 0 | 1 | 0 | 1 |
| OR | 0 | 1 | 1 | 0 |
| ORW | 0 | 1 | 1 | 1 |
| I | 1 | 0 | 0 | 0 |
| IW | 1 | 0 | 0 | 1 |
| IR | 1 | 0 | 1 | 0 |
| IRW | 1 | 0 | 1 | 1 |
| IO | 1 | 1 | 0 | 0 |
| IOW | 1 | 1 | 0 | 1 |
| IOR | 1 | 1 | 1 | 0 |
| IORW / (Empty) | 1 | 1 | 1 | 1 |

Register reduction extension (H)

This extension removes registers r16-31. SRM cores without this extension are software compatible with the software for SRM CPUs with only 16 registers.

Multiplication/Division extension (M)

This extension implements support for integer multiplication, division and modulo (both signed and unsigned).

Opcode: 0x0 / 0b000000

FN7: 0x1 Format: DSS

MUL: (Multiply)

FN4: 0x0

<u>Description:</u> Register **rs1** is multiplied by **rs2** and the lower 32 bits of the result are stored in

register rd.

<u>Syntax:</u> mul {rd}, {rs1}, {rs2}

MULH: (Multiply high)

FN4: 0x2

<u>Description:</u> Register **rs1** is multiplied by **rs2** and result [63:32] is stored in **rd**.

Syntax: mulh {rd}, {rs1}, {rs2}

SMUL: (Signed multiply high)

FN4: 0x3

<u>Description:</u> rd = (signed rs1 * signed rs2)[63:32].

<u>Syntax:</u> smulh {rd}, {rs1}, {rs2}

DIV: (Divide)

FN4: 0x4

Description: Register rs1 is divided by rs2 and the quotient of the result is stored in rd.

Syntax: div {rd}, {rs1}, {rs2}

SDIV: (Signed divide)

FN4: 0x5

<u>Description:</u> rd = signed rs1 / signed rs2

<u>Syntax:</u> sdiv {rd}, {rs1}, {rs2}

MOD: (Modulo)

Description: Register rs1 is divided by rs2 and the remainder of the result is stored in rd.

<u>Syntax:</u> mod {rd}, {rs1}, {rs2}

FN4: 0x6

SMOD: (Signed modulo)

<u>Description:</u> rd = signed rs1 % signed rs2

<u>Syntax:</u> smod {rd}, {rs1}, {rs2}

FN4: 0x7

M macro-instructions:

(MUL/SMUL/MULH/SMULH/DIV/SDIV/MOD/SMOD)I: ([...] Immediate)

Description: rd = rs1 [...] imm

Syntax: (mul/smul/mulh/smulh/div/sdiv/mod/smod)i {rd}, {rs1}, {imm}

Convertion:

ldi at, {imm}

(mul/smul/mulh/smulh/div/sdiv/mod/smod) {rd}, {rs1}, at

MADD/SMADD: (Multiply / Signed multiply and accumulate)

Description: rd += rs1 * rs2

Syntax: madd/smadd {rd}, {rs1}, {imm}

Convertion:

mul at, {rs1}, {rs2} add {rd}, {rs}, at

(MADD/SMADD)I: (Multiply / Signed multiply immediate and accumulate)

Description: rd += rs1 * rs2

Syntax: (madd/smadd)i {rd}, {rs1}, {imm}

Convertion:

ldi at, {imm}

(s)mul at, {rs1}, at

add {rd}, {rd}, at

Atomic extension (A)

The atomic extension implements a total of 54 atomic instructions (64 in SRM64) that can be used for thread synchronization.

Opcode: 0x9 / 0b001001

Format: DSS

Load and Link:

FN7: 0x0

General description: Set register **rd** to memory[**rs1**][bitwidth-1:0] and link memory[**rs1**]. Only one link can be done at a time (New links overwrite old links). The link will always be broken if the contents of the linked address are modified.

II.b: (Load and link byte)

FN4: 0x0

<u>Description:</u> Set register **rd** to memory[**rs1**][7:0] and link memory[**rs1**]. Zero-extends.

<u>Syntax:</u> ll.b {rd}, [{rs1}]

Il.w: (Load and link word)

FN4: 0x1

<u>Description:</u> Set register **rd** to memory[**rs1**][15:0] and link memory[**rs1**]. Zero-extends.

<u>Syntax:</u> ll.w {rd}, [{rs1}]

II.d: (Load and link dword)

FN4: 0x2

<u>Description:</u> Set register **rd** to memory[**rs1**][31:0] and link memory[**rs1**]. Zero-extends.

<u>Syntax:</u> 11.d {rd}, [{rs1}]

ll.sb: (Load and link signed byte)

FN4: 0x0

<u>Description:</u> Set register **rd** to memory[**rs1**][7:0] and link memory[**rs1**]. Sign-extends.

<u>Syntax:</u> ll.sb {rd}, [{rs1}]

ll.sw: (Load and link signed word)

FN4: 0x1

<u>Description:</u> Set register **rd** to memory[**rs1**][15:0] and link memory[**rs1**]. Sign-extends.

<u>Syntax:</u> ll.sw {rd}, [{rs1}]

Store Conditional:

FN7: 0x1

<u>General description:</u> If memory[**rs1**] is reserved, store register **rs2** [bitwidth-1:0] into memory[**rs1**] and set register **rd** to 1 to indicate success. Else, only set register **rd** to 0 to indicate failure.

sc.b: (Store conditional byte)

FN4: 0x0

<u>Description:</u> Store conditional to memory[rs1][7:0]

Syntax: sc.b {rd}, [{rs1}]

sc.w: (Store conditional word)

FN4: 0x1

<u>Description:</u> Store conditional to memory[rs1][15:0]

<u>Syntax:</u> sc.w {rd}, [{rs1}]

sc.d: (Store conditional dword)

FN4: 0x2

<u>Description:</u> Store conditional to memory[rs1][31:0]

<u>Syntax:</u> sc.d {rd}, [{rs1}]

Atomic compare and exchange:

FN7: 0x2

<u>General description:</u> If the contents of register **rd** are equal to the contents of memory[**rs1**], memory[**rs1**] is set to register **rs2**. In all cases, **rd** is set to the old contents of memory[**rs1**].

acmpxchg.b: (Atomic compare and exchange byte)

FN4: 0x0

Description: Atomic compare and exchange using register rd [7:0], memory[rs1][7:0] and

register **rs2** [7:0]

Syntax: acmpxchg.b {rd}, {rs2}, [{rs1}]

acmpxchg.w: (Atomic compare and exchange word)

FN4: 0x1

<u>Description:</u> Atomic compare and exchange using register **rd** [15:0], memory[rs1][15:0] and

register **rs2** [15:0]

Syntax: acmpxchg.b {rd}, {rs2}, [{rs1}]

acmpxchg.d: (Atomic compare and exchange dword)

FN4: 0x2

<u>Description:</u> Atomic compare and exchange using register **rd** [31:0], memory[rs1][31:0] and

register **rs2** [31:0]

Syntax: acmpxchg.b {rd}, {rs2}, [{rs1}]

Atomic exchange and add:

FN7: 0x3

<u>General description:</u> The addition between memory[**rs1**][bitwidth-1:0] and register **rs2** is stored into register **rd**. The old contents of register **rd** [bitwidth-1:0] are stored into memory[**rs1**]

axadd.b: (Atomic exchange and add byte)

FN4: 0x0

<u>Description:</u> Atomic exchange and add using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Zero-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axadd.b {rd}, {rs2}, [{rs1}]

axadd.w: (Atomic exchange and add word)

FN4: 0x1

<u>Description:</u> Atomic exchange and add using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Zero-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axadd.w {rd}, {rs2}, [{rs1}]

axadd.d: (Atomic exchange and add dword)

FN4: 0x2

<u>Description:</u> Atomic exchange and add using register **rd** [31:0], memory[rs1][31:0] and register **rs2.** Zero-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axadd.d {rd}, {rs2}, [{rs1}]

axadd.sb: (Atomic exchange and add signed byte)

FN4: 0x4

<u>Description:</u> Atomic exchange and add using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Sign-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axadd.sb {rd}, {rs2}, [{rs1}]

axadd.sw: (Atomic exchange and add signed word)

FN4: 0x5

<u>Description:</u> Atomic exchange and add using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Sign-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axadd.sw {rd}, {rs2}, [{rs1}]

Atomic exchange and subtract:

FN7: 0x4

<u>General description:</u> The subtraction between memory[**rs1**][bitwidth-1:0] and register **rs2** is stored into register **rd**. The old contents of register **rd** [bitwidth-1:0] are stored into memory[**rs1**]

axsub.b: (Atomic exchange and subtract byte)

FN4: 0x0

<u>Description:</u> Atomic exchange and subtract using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Zero-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axsub.b {rd}, {rs2}, [{rs1}]

axsub.w: (Atomic exchange and subtract word)

FN4: 0x1

<u>Description:</u> Atomic exchange and subtract using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Zero-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axsub.w {rd}, {rs2}, [{rs1}]

axsub.d: (Atomic exchange and subtract dword)

FN4: 0x2

<u>Description:</u> Atomic exchange and subtract using register **rd** [31:0], memory[rs1][31:0] and register **rs2.** Zero-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axsub.d {rd}, {rs2}, [{rs1}]

axsub.sb: (Atomic exchange and subtract signed byte)

FN4: 0x4

<u>Description:</u> Atomic exchange and subtract using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Sign-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axsub.sb {rd}, {rs2}, [{rs1}]

axsub.sw: (Atomic exchange and subtract signed word)

FN4: 0x5

<u>Description:</u> Atomic exchange and subtract using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Sign-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axsub.sw {rd}, {rs2}, [{rs1}]

Atomic exchange and AND:

FN7: 0x5

<u>General description:</u> The result of a bitwise AND operation between memory[**rs1**][bitwidth-1:0] and register **rs2** is stored into register **rd**. The old contents of register **rd** [bitwidth-1:0] are stored into memory[**rs1**]

axand.b: (Atomic exchange and AND byte)

FN4: 0x0

<u>Description:</u> Atomic exchange and AND using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Zero-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axand.b {rd}, {rs2}, [{rs1}]

axand.w: (Atomic exchange and AND word)

FN4: 0x1

<u>Description:</u> Atomic exchange and AND using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Zero-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axand.w {rd}, {rs2}, [{rs1}]

axand.d: (Atomic exchange and AND dword)

FN4: 0x2

<u>Description:</u> Atomic exchange and AND using register **rd** [31:0], memory[rs1][31:0] and register **rs2.** Zero-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axand.d {rd}, {rs2}, [{rs1}]

axand.sb: (Atomic exchange and AND signed byte)

FN4: 0x4

<u>Description:</u> Atomic exchange and AND using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Sign-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axand.sb {rd}, {rs2}, [{rs1}]

axand.sw: (Atomic exchange and AND signed word)

FN4: 0x5

<u>Description:</u> Atomic exchange and AND using register **rd** [15:0], memory[rs1][15:0] and register **rs2**. Sign-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axand.sw {rd}, {rs2}, [{rs1}]

Atomic exchange and OR:

FN7: 0x6

<u>General description:</u> The result of a bitwise OR operation between memory[**rs1**][bitwidth-1:0] and register **rs2** is stored into register **rd**. The old contents of register **rd** [bitwidth-1:0] are stored into memory[**rs1**]

axior.b: (Atomic exchange and OR byte)

FN4: 0x0

<u>Description:</u> Atomic exchange and OR using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Zero-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axior.b {rd}, {rs2}, [{rs1}]

axior.w: (Atomic exchange and OR word)

FN4: 0x1

<u>Description:</u> Atomic exchange and OR using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Zero-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axior.w {rd}, {rs2}, [{rs1}]

axior.d: (Atomic exchange and OR dword)

FN4: 0x2

<u>Description:</u> Atomic exchange and OR using register **rd** [31:0], memory[rs1][31:0] and register **rs2.** Zero-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axior.d {rd}, {rs2}, [{rs1}]

axior.sb: (Atomic exchange and OR signed byte)

FN4: 0x4

<u>Description:</u> Atomic exchange and OR using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Sign-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axior.sb {rd}, {rs2}, [{rs1}]

axior.sw: (Atomic exchange and OR signed word)

FN4: 0x5

<u>Description:</u> Atomic exchange and OR using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Sign-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axior.sw {rd}, {rs2}, [{rs1}]

Atomic exchange and XOR:

FN7: 0x7

<u>General description:</u> The result of a bitwise XOR operation between memory[**rs1**][bitwidth-1:0] and register **rs2** is stored into register **rd**. The old contents of register **rd** [bitwidth-1:0] are stored into memory[**rs1**]

axxor.b: (Atomic exchange and XOR byte)

FN4: 0x0

<u>Description:</u> Atomic exchange and XOR using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Zero-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axxor.b {rd}, {rs2}, [{rs1}]

axxor.w: (Atomic exchange and XOR word)

FN4: 0x1

<u>Description:</u> Atomic exchange and XOR using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Zero-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axxor.w {rd}, {rs2}, [{rs1}]

axxor.d: (Atomic exchange and XOR dword)

FN4: 0x2

<u>Description:</u> Atomic exchange and XOR using register **rd** [31:0], memory[rs1][31:0] and register **rs2**. Zero-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axxor.d {rd}, {rs2}, [{rs1}]

axxor.sb: (Atomic exchange and XOR signed byte)

FN4: 0x4

<u>Description:</u> Atomic exchange and XOR using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Sign-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axxor.sb {rd}, {rs2}, [{rs1}]

axxor.sw: (Atomic exchange and XOR signed word)

FN4: 0x5

<u>Description:</u> Atomic exchange and XOR using register **rd** [15:0], memory[rs1][15:0] and register **rs2**. Sign-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axxor.sw {rd}, {rs2}, [{rs1}]

Atomic exchange and MAX:

FN7: 0x7

<u>General description:</u> The lowest value (in a signed context) between memory[**rs1**][bitwidth-1:0] and register **rs2** is stored into register **rd**. The old contents of register **rd** [bitwidth-1:0] are stored into memory[**rs1**]

axmax.b: (Atomic exchange and MAX byte)

FN4: 0x0

<u>Description:</u> Atomic exchange and MAX using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Zero-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axmax.b {rd}, {rs2}, [{rs1}]

axmax.w: (Atomic exchange and MAX word)

FN4: 0x1

<u>Description:</u> Atomic exchange and MAX using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Zero-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axmax.w {rd}, {rs2}, [{rs1}]

axmax.d: (Atomic exchange and MAX dword)

FN4: 0x2

<u>Description:</u> Atomic exchange and MAX using register **rd** [31:0], memory[rs1][31:0] and register **rs2.** Zero-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axmax.d {rd}, {rs2}, [{rs1}]

axmax.sb: (Atomic exchange and MAX signed byte)

FN4: 0x4

<u>Description:</u> Atomic exchange and MAX using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Sign-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axmax.sb {rd}, {rs2}, [{rs1}]

axmax.sw: (Atomic exchange and MAX signed word)

FN4: 0x5

<u>Description:</u> Atomic exchange and MAX using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Sign-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axmax.sw {rd}, {rs2}, [{rs1}]

Atomic exchange and MIN:

FN7: 0x7

<u>General description:</u> The lowest value (in a signed context) between memory[**rs1**][bitwidth-1:0] and register **rs2** is stored into register **rd**. The old contents of register **rd** [bitwidth-1:0] are stored into memory[**rs1**]

axmin.b: (Atomic exchange and MIN byte)

FN4: 0x0

<u>Description:</u> Atomic exchange and MIN using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Zero-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axmin.b {rd}, {rs2}, [{rs1}]

axmin.w: (Atomic exchange and MIN word)

FN4: 0x1

<u>Description:</u> Atomic exchange and MIN using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Zero-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axmin.w {rd}, {rs2}, [{rs1}]

axmin.d: (Atomic exchange and MIN dword)

FN4: 0x2

<u>Description:</u> Atomic exchange and MIN using register **rd** [31:0], memory[rs1][31:0] and register **rs2.** Zero-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axmin.d {rd}, {rs2}, [{rs1}]

axmin.sb: (Atomic exchange and MIN signed byte)

FN4: 0x4

<u>Description:</u> Atomic exchange and MIN using register **rd** [7:0], memory[rs1][7:0] and register **rs2**. Sign-extends for memory[**rs1**][7:0] stored into register **rd**.

<u>Syntax:</u> axmin.sb {rd}, {rs2}, [{rs1}]

axmin.sw: (Atomic exchange and MIN signed word)

FN4: 0x5

<u>Description:</u> Atomic exchange and MIN using register **rd** [15:0], memory[rs1][15:0] and register **rs2.** Sign-extends for memory[**rs1**][15:0] stored into register **rd**.

<u>Syntax:</u> axmin.sw {rd}, {rs2}, [{rs1}]

SRM64: The standard 64-bit extension

The 64-bit extension extends the base instruction set and the other extensions to support 64-bit operations while having backwards compatibility with SRM32 software.

Base instruction set

Memory:

STQ: (Store qword)

Opcode: 0x3 / 0b000011

FN4: 0x3

<u>Description:</u> memory[rs1 + imm] = rs2[63:0].

<u>Syntax:</u> stq {rs2}, [{rs1}, {imm}]

LDSD: (Load signed dword)

Opcode: 0x4 / 0b000100

FN4: 0x6

<u>Description</u>: rd = memory[rs1 + imm][31:0]. Sign-extends.

<u>Syntax:</u> Idsd {rd}, [{rs1}, {imm}]

LDSD: (Load qword)

Opcode: 0x4 / 0b000100

FN4: 0x3

<u>Description</u>: rd = memory[rs1 + imm][63:0]. Zero-extends.

<u>Syntax:</u> ldq {rd}, [{rs1}, {imm}]

Arithmetic:

Opcode: 0x0 / 0b000000

Format: DSS FN7: 0x2

add.d: (Add dword)

<u>Description:</u> Adds registers **rs1** and **rs2**, and stores the result in register **rd**. The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: add.d {rd}, {rs1}, {rs2}

sub.d: (Subtract dword)

<u>Description:</u> Subtracts register **rs1** by register **rs2**, and stores the result in register **rd**. The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

<u>Syntax:</u> sub.d {rd}, {rs1}, {rs2}

<u>FN4:</u> 0x1

and.d: (Bitwise AND dword)

<u>Description:</u> Bitwise AND between registers **rs1** and **rs2**, and stores the result in register **rd**. The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: and.d {rd}, {rs1}, {rs2}

FN4: 0x2

or.d: (Bitwise OR dword)

<u>Description:</u> Bitwise OR between registers **rs1** and **rs2**, and stores the result in register **rd**.

The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

<u>Syntax:</u> or.d {rd}, {rs1}, {rs2}

FN4: 0x3

xor.d: (Bitwise XOR dword)

<u>Description:</u> Bitwise XOR between registers **rs1** and **rs2**, and stores the result in register **rd**.

The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

<u>Syntax:</u> xor.d {rd}, {rs1}, {rs2}

FN4: 0x4

shr.d: (Logical right shift dword)

<u>Description:</u> Shifts register **rs1** by register **rs2** to the right, and stores the result in register **rd**. The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Svntax: shr.d {rd}, {rs1}, {rs2}

FN4: 0x5

asr.d: (Arithmetic right shift dword)

<u>Description:</u> Shifts register **rs1** by register **rs2** to the right. The MSBs are set to the sign of register **rs1**. The result is stored in register **rd**. The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: asr.d {rd}, {rs1}, {rs2}

FN4: 0x6

shl.d: (Logical left shift dword)

 $\underline{\text{Description:}} \text{ Shifts register } \textbf{rs1} \text{ by register } \textbf{rs2} \text{ to the left, and stores the result in register } \textbf{rd.}$

The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: shl.d {rd}, {rs1}, {rs2}

cch.q: (Addition carry check qword)

Description: Sets register rd to bit 64 of an addition between register rs1 and register rs2.

Syntax: cch.q {rd}, {rs1}, {rs2}

FN4: 0x8

bch.q: (Subtraction borrow check qword)

<u>Description:</u> Sets register **rd** to bit 64 of a subtraction between register **rs1** and register **rs2**.

<u>Syntax:</u> bch.q {rd}, {rs1}, {rs2}

FN4: 0x9

Arithmetic-immediate:

Opcode: 0xA / 0b001010

Format: DSI

addi.d: (Add immediate dword)

<u>Description:</u> Adds registers **rs1** by **imm**, and stores the result in register **rd**. The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: addi {rd}, {rs1}, {imm}

FN4: 0x0

andi.d: (Bitwise AND immediate dword)

<u>Description:</u> Bitwise AND between register **rs1** and **imm**, and stores the result in register **rd**.

The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: andi {rd}, {rs1}, {imm}

FN4: 0x2

ori.d: (Bitwise OR immediate dword)

<u>Description:</u> Bitwise OR between register **rs1** and **imm**, and stores the result in register **rd**.

The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: ori {rd}, {rs1}, {imm}

FN4: 0x3

xori.d: (Bitwise XOR immediate dword)

<u>Description:</u> Bitwise XOR between register **rs1** and **imm**, and stores the result in register **rd**.

The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Svntax: xori {rd}, {rs1}, {imm}

FN4: 0x4

shri.d: (Logical right shift immediate dword)

<u>Description:</u> Shifts register **rs1** by **imm** to the right, and stores the result in register **rd**. The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: shri {rd}, {rs1}, {imm}

asri.d: (Arithmetic right shift immediate dword)

<u>Description:</u> Shifts register **rs1** by **imm** to the right. The MSBs are set to the sign of register **rs1**. The result is stored in register **rd**. The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: asri {rd}, {rs1}, {imm}

FN4: 0x6

shli.d: (Logical left shift immediate dword)

<u>Description:</u> Shifts register **rs1** by **imm** to the left, and stores the result in register **rd**. The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: shli {rd}, {rs1}, {imm}

FN4: 0x7

cchi.q: (Addition carry check immediate qword)

<u>Description:</u> Sets register **rd** to bit 64 of an addition between register **rs1** and register **imm**.

The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: cchi {rd}, {rs1}, {imm}

FN4: 0x8

cchi.q: (Subtraction borrow check immediate qword)

<u>Description</u>: Sets register **rd** to bit 64 of a subtraction between register **rs1** and register **imm**.

The operation is performed in a 32-bit context and the result is sign-extended to 64 bits.

Syntax: bchi {rd}, {rs1}, {imm}

FN4: 0x9

Multiplication / Division extension

Classical multiplication/division instructions (without the .q suffix) will be executed on a 32-bit context and sign-extended to 64 bits.

Opcode: 0x0 / 0b000000

FN7: 0x1 Format: DSS

mul.q: (Multiply qword)

FN4: 0x8

<u>Description:</u> Register **rs1** is multiplied by **rs2** and result [63:0] is stored in **rd**.

Syntax: mul.q {rd}, {rs1}, {rs2}

mulh.q: (Multiply high qword)

FN4: 0xA

<u>Description:</u> Register **rs1** is multiplied by **rs2** and result [127:63] is stored in **rd**.

<u>Syntax:</u> mulh.q {rd}, {rs1}, {rs2}

smulh.q: (Signed multiply high qword)

<u>FN4:</u> 0xB

<u>Description:</u> Register **rs1** is multiplied by **rs2** and result [127:63] is stored in **rd**. The

operation is performed in a signed context

Syntax: smulh.q {rd}, {rs1}, {rs2}

div.q: (Divide qword)

FN4: 0xC

<u>Description:</u> Register **rs1** is divided by **rs2** and the quotient is stored in **rd**.

<u>Syntax:</u> div.q {rd}, {rs1}, {rs2}

sdiv.q: (Signed divide qword)

FN4: 0xD

<u>Description:</u> Register **rs1** is divided by **rs2** and the quotient is stored in **rd**. The operation is performed in a signed context.

<u>Syntax:</u> sdiv.q {rd}, {rs1}, {rs2}

mod.q: (Modulo qword)

FN4: 0xE

<u>Description:</u> Register **rs1** is divided by **rs2** and the remainder is stored in **rd**.

<u>Syntax:</u> mod.q {rd}, {rs1}, {rs2}

smod.q: (Signed modulo qword)

<u>FN4:</u> 0xE

<u>Description:</u> Register **rs1** is divided by **rs2** and the remainder is stored in **rd**. The operation is performed in a signed context.

<u>Syntax:</u> smod.q {rd}, {rs1}, {rs2}

Atomic extension

64-bit support is implemented to the A extension in the SRM64 extension by implementing the .sd and .q suffixes.

Opcode: 0xA / 0b001010

Il.q: (Load and link qword)

FN4: 0x3 FN7: 0x0

<u>Description:</u> Set register **rd** to memory[**rs1**][63:0] and link memory[**rs1**].

<u>Syntax:</u> ll.q {rd}, [{rs1}]

II.d: (Load and link signed dword)

FN4: 0x6

FN7: 0x0

<u>Description:</u> Set register **rd** to memory[**rs1**][31:0] and link memory[**rs1**]. Sign-extends.

<u>Syntax:</u> ll.d {rd}, [{rs1}]

sc.q: (Store conditional qword)

FN4: 0x3

FN7: 0x1

<u>Description:</u> Store conditional to memory[rs1][63:0]

<u>Syntax:</u> sc.q {rd}, [{rs1}]

acmpxchg.q: (Atomic compare and exchange qword)

FN4: 0x3

<u>Description:</u> Atomic compare and exchange using register rd [63:0], memory[rs1][63:0] and

register **rs2** [63:0]

<u>Syntax:</u> acmpxchg.b {rd}, {rs2}, [{rs1}]

axadd.q: (Atomic exchange and add qword)

FN7: 0x3

FN4: 0x3

Description: Atomic exchange and add using register rd [63:0], memory[rs1][63:0] and

register rs2. Zero-extends for memory[rs1][63:0] stored into register rd.

<u>Syntax:</u> axadd.q {rd}, {rs2}, [{rs1}]

axadd.sd: (Atomic exchange and add signed dword)

FN7: 0x3

FN4: 0x6

<u>Description:</u> Atomic exchange and add using register **rd** [31:0], memory[rs1][31:0] and

register **rs2.** Sign-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axadd.sd {rd}, {rs2}, [{rs1}]

axsub.q: (Atomic exchange and subtract qword)

FN7: 0x4

FN4: 0x3

<u>Description:</u> Atomic exchange and subtract using register **rd** [63:0], memory[rs1][63:0] and

register rs2. Zero-extends for memory[rs1][63:0] stored into register rd.

<u>Syntax:</u> axadd.q {rd}, {rs2}, [{rs1}]

axsub.sd: (Atomic exchange and subtract signed dword)

FN7: 0x4

FN4: 0x6

<u>Description:</u> Atomic exchange and subtract using register **rd** [31:0], memory[rs1][31:0] and

register rs2. Sign-extends for memory[rs1][31:0] stored into register rd.

Syntax: axadd.sd {rd}, {rs2}, [{rs1}]

axand.q: (Atomic exchange and AND qword)

FN7: 0x5

FN4: 0x3

<u>Description:</u> Atomic exchange and AND using register **rd** [63:0], memory[rs1][63:0] and

register rs2. Zero-extends for memory[rs1][63:0] stored into register rd.

<u>Syntax:</u> axand.q {rd}, {rs2}, [{rs1}]

axand.sd: (Atomic exchange and AND signed dword)

FN7: 0x5

FN4: 0x6

<u>Description:</u> Atomic exchange and AND using register rd [31:0], memory[rs1][31:0] and

register rs2. Sign-extends for memory[rs1][31:0] stored into register rd.

Syntax: axand.sd {rd}, {rs2}, [{rs1}]

axior.q: (Atomic exchange and OR qword)

FN7: 0x6

FN4: 0x3

<u>Description:</u> Atomic exchange and OR using register **rd** [63:0], memory[rs1][63:0] and

register rs2. Zero-extends for memory[rs1][63:0] stored into register rd.

<u>Syntax:</u> axior.q {rd}, {rs2}, [{rs1}]

axior.sd: (Atomic exchange and OR signed dword)

FN7: 0x6

FN4: 0x6

<u>Description:</u> Atomic exchange and OR using register **rd** [31:0], memory[rs1][31:0] and register **rs2**. Sign-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axior.d {rd}, {rs2}, [{rs1}]

axxor.q: (Atomic exchange and XOR qword)

FN7: 0x7

FN4: 0x3

<u>Description:</u> Atomic exchange and XOR using register **rd** [63:0], memory[rs1][63:0] and register **rs2**. Zero-extends for memory[**rs1**][63:0] stored into register **rd**.

<u>Svntax:</u> axxor.q {rd}, {rs2}, [{rs1}]

axxor.sd: (Atomic exchange and XOR signed dword)

FN7: 0x7

FN4: 0x6

<u>Description:</u> Atomic exchange and XOR using register **rd** [31:0], memory[rs1][31:0] and register **rs2**. Sign-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axxor.sd {rd}, {rs2}, [{rs1}]

axmax.q: (Atomic exchange and MAX qword)

FN7: 0x8

FN4: 0x3

<u>Description:</u> Atomic exchange and MAX using register **rd** [63:0], memory[rs1][63:0] and register **rs2**. Zero-extends for memory[**rs1**][63:0] stored into register **rd**.

<u>Syntax:</u> axmax.q {rd}, {rs2}, [{rs1}]

axmax.sd: (Atomic exchange and MAX signed dword)

<u>FN7:</u> 0x8

FN4: 0x6

<u>Description:</u> Atomic exchange and MAX using register **rd** [31:0], memory[rs1][31:0] and register **rs2**. Sign-extends for memory[**rs1**][31:0] stored into register **rd**.

<u>Syntax:</u> axmax.sd {rd}, {rs2}, [{rs1}]

axmin.q: (Atomic exchange and MIN qword)

FN7: 0x9

FN4: 0x3

<u>Description:</u> Atomic exchange and MIN using register **rd** [63:0], memory[rs1][63:0] and register **rs2.** Zero-extends for memory[**rs1**][63:0] stored into register **rd**.

<u>Syntax:</u> axmin.q {rd}, {rs2}, [{rs1}]

axmin.sd: (Atomic exchange and MIN signed dword)

FN7: 0x9

FN4: 0x6

 $\underline{Description:} \ Atomic \ exchange \ and \ MIN \ using \ register \ \textbf{rd} \ [31:0], \ memory[rs1][31:0] \ and$

register rs2. Sign-extends for memory[rs1][31:0] stored into register rd.

Syntax: axmin.sd {rd}, {rs2}, [{rs1}]

Interrupt and exception handling

Definition of interrupt: An interrupt is a request for the core to interrupt currently executing code (when permitted), so that the event can be processed in a timely manner. If the request is accepted, the processor will suspend its current activities, save its state, and execute a function called an interrupt handler (or an interrupt service routine, ISR) to deal with the event. This interruption is often temporary, allowing the software to resume normal activities after the interrupt handler finishes.

Definition of exception: Type of interrupt triggered when an internal error is detected inside the core.

The process of triggering interrupts varies depending on the privilege mode that the core was in when the interrupt was triggered.

MACHINE LEVEL (LEVEL 3):

- 1. If **mstatus**[0] is 0, the external interrupt is ignored or placed in a queue (chosen by the manufacturer). In case of an internal interrupt, the checking process is skipped.
- 2. If **mstatus**[0] (Unless it's an internal interrupt) is 1, the following processes happen:
- 3. IP is copied to the **mra** CSR.
- 4. IP is set to the contents of the **miva** CSR

5.

KERNEL LEVEL (LEVEL 1):

- 1. If **kstatus**[0] is 0, the external interrupt is ignored or placed in a queue (chosen by the manufacturer). In case of an internal interrupt, the checking process is skipped.
- 2. If **kstatus**[0] (Unless it's an internal interrupt) is 1, the following processes happen:
- 3. IP is copied to the **mra** CSR.
- 4. IP is set to the contents of the **miva** CSR.
- 5. The privilege mode is saved to the **mpriv** CSR.
- 6. The privilege mode is set to level 3 (Machine mode).

USER LEVEL (LEVEL 0):

- 1. IP is copied to the **kra** CSR.
- 2. IP is set to the contents of the kiva CSR...
- 3. The privilege mode is saved to the **kpriv** CSR.
- 4. The privilege mode is set to level 1 (Kernel mode).

Interrupt cause IDs

When interrupts are triggered, **meause** or **keause** (depending on the level on which the interrupt was triggered) are updated with the type of interrupt that was triggered.

The standard IDs used are:

0x0: System call from user mode

0x1: System call from kernel mode

0x2: Reserved

0x3: System call from machine mode

0x4: System break

EXAMPLE:

Using a table of addresses for each type of interrupt

```
Handling_section:
;Context switch logic here...
csrr kcause, t0
;Get the interrupt cause
shli t0, t0, 2
;Adjust
ldi t1, TableBaseAddress
add t0, t0, t1
;Calculate the address
ldd t0, [t0, 0]
;Fetch the vector
jalr zr, t0, 0
;Jump to the selected routine
```