

# Slicudis. RISC. Machine. Manual



ISA version 5.0

Written by Santiago Licudis

# Contents

<b>Recent changelog.....</b>	<b>2</b>
<b>Introduction.....</b>	<b>3</b>
Syntax specifications.....	3
Defining instruction set variants.....	4
<b>Base Instructions.....</b>	<b>5</b>
Formats.....	5
Arithmetic instructions.....	5
Arithmetic instructions with immediate values.....	6
LUI (Load upper immediate).....	8
Memory storing.....	8
Memory loading.....	8
JAL (Jump and link).....	9
JALR (Jump to register and link).....	9
Conditional jumping.....	10
Pseudo-instructions.....	11
Macro-instructions.....	13
<b>Registers.....</b>	<b>16</b>
Register file.....	16
Special purpose internal registers.....	17
<b>Standard extensions.....</b>	<b>18</b>
System extension.....	18
64-bit extension (SRM64).....	20
Register reduction extension (H).....	21
Multiplication/Division extension (M).....	21
<b>Interrupts and exceptions.....</b>	<b>23</b>

## Recent changelog

- Changed the reset value of IP to 0x0.
- Implemented the interrupt handling section.
- Implemented the TP register as part of the register file.
- Created a standard System extension.
- Implemented CSRs as part of the System extension.
- Moved the SR and IR registers to the CSRs.
- Moved Syscall and Sysret to the System extension.
- Implemented CSR instruction.

# Introduction

SRM is an open source 32-bit big endian reduced instruction set architecture designed by Santiago Licudis with educational purposes and the potential of being used in real life applications.

## Syntax specifications

This manual uses **System Verilog** and **C-like** syntax for the symbology, operators and concatenations.

The operand “**rd**” is defined as the destination register used by an instruction. “**rs1**” and “**rs2**” are defined as the source registers.

The operand “**imm**” is defined as an immediate value. All the immediate values are **sign-extended** unless it’s specified that it’s unsigned in the instruction definitions / notes.

The operand “**opcode**” indicates the main opcode of an instruction.

The operands “**fn4**” and “**fn7**” are **secondary opcodes** used by the instructions.

The symbol “\$” is the position of the instruction/label that uses it.

## Defining instruction set variants

A specific syntax system is used for naming variations of the instruction set. The names start with “SRM”. Then the register size is specified (Example: SRM32). After that the extensions are specified (Example: SRM32SMA = 32-bit SRM with the Multiplication/Division and Atomic extensions)

**Instruction extensions:**

**S** - System

**M** - Multiplication and Division

**A** - Atomic extension (Work in progress)

**H** - Register reduction extension

**L** - Extended privilege levels extension (Work in progress)

**F** - Single precision Floating point extension (Work in progress)

**D** - Double precision Floating point extension (Work in progress)

**Zmo** - Memory ordering extension (Work in progress)

**Zvm** - Protected/Virtual memory extension (Work in progress)

**Bit size extensions:**

SRM32 - Standard 32-bit SRM

SRM64 - 64-bit extension

**Examples:**

Useful for small microcontrollers: SRM32H

Useful for a graphing calculator: SRM32MF

Technically most advanced SRM CPU: SRM64SMALFZmoZvm

# Base Instructions

## Formats

FMT	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DI	opcode						rd				imm [20:0]																					
DSS	opcode						rd				rs1				fn4				rs2				fn7									
DSI	opcode						rd				rs1				fn4				imm [11:0]													
SSI	opcode						imm [11:7]				rs1				fn4				rs2				imm [6:0]									

## Arithmetic instructions

Opcode: 0x0 / 0b0000000

Format: DSS

FN7: -

### ADD: (Add)

Description: Adds registers **rs1** and **rs2**, and stores the result in register **rd**.

Syntax: add {rd}, {rs1}, {rs2}

FN4: 0x0

### SUB: (Subtract)

Description: Subtracts register **rs1** by register **rs2**, and stores the result in register **rd**.

Syntax: sub {rd}, {rs1}, {rs2}

FN4: 0x1

### AND: (Bitwise AND)

Description: Bitwise AND between registers **rs1** and **rs2**, and stores the result in register **rd**.

Syntax: and {rd}, {rs1}, {rs2}

FN4: 0x2

### OR: (Bitwise OR)

Description: Bitwise OR between registers **rs1** and **rs2**, and stores the result in register **rd**.

Syntax: or {rd}, {rs1}, {rs2}

FN4: 0x3

### XOR: (Bitwise XOR)

Description: Bitwise XOR between registers **rs1** and **rs2**, and stores the result in register **rd**.

Syntax: xor {rd}, {rs1}, {rs2}

FN4: 0x4

**SHR: (Logical right shift)**

Description: Shifts register **rs1** by register **rs2** to the right, and stores the result in register **rd**.

Syntax: shr {rd}, {rs1}, {rs2}

FN4: 0x5

**ASR: (Arithmetic right shift)**

Description: Shifts register **rs1** by register **rs2** to the right. The MSBs are set to the sign of register **rs1**. The result is stored in register **rd**.

Syntax: asr {rd}, {rs1}, {rs2}

FN4: 0x6

**SHL: (Logical left shift)**

Description: Shifts register **rs1** by register **rs2** to the left, and stores the result in register **rd**.

Syntax: shl {rd}, {rs1}, {rs2}

FN4: 0x7

**CCH: (Addition carry check)**

Description: Sets register **rd** to the carry out of register **rs1** plus register **rs2**

Syntax: cch {rd}, {rs1}, {rs2}

FN4: 0x8

**BCH: (Subtraction borrow check)**

Description: Sets register **rd** to the borrow out of register **rs1** minus register **rs2**

Syntax: bch {rd}, {rs1}, {rs2}

FN4: 0x9

## Arithmetic instructions with immediate values

Opcode: 0x1 / 0b000001

Format: DSI

**ADDI: (Add immediate)**

Description: Adds registers **rs1** by **imm**, and stores the result in register **rd**.

Syntax: addi {rd}, {rs1}, {imm}

FN4: 0x0

**ANDI: (Bitwise AND immediate)**

Description: Bitwise AND between register **rs1** and **imm**, and stores the result in register **rd**.

Syntax: andi {rd}, {rs1}, {imm}

FN4: 0x2

**ORI: (Bitwise OR immediate)**

Description: Bitwise OR between register **rs1** and **imm**, and stores the result in register **rd**.

Syntax: ori {rd}, {rs1}, {imm}

FN4: 0x3

**XORI: (Bitwise XOR immediate)**

Description: Bitwise XOR between register **rs1** and **imm**, and stores the result in register **rd**.

Syntax: xori {rd}, {rs1}, {imm}

FN4: 0x4

**SHRI: (Logical right shift immediate)**

Description: Shifts register **rs1** by **imm** to the right, and stores the result in register **rd**.

Syntax: shri {rd}, {rs1}, {imm}

FN4: 0x5

**ASRI: (Arithmetic right shift immediate)**

Description: Shifts register **rs1** by **imm** to the right. The MSBs are set to the sign of register **rs1**. The result is stored in register **rd**.

Syntax: asri {rd}, {rs1}, {imm}

FN4: 0x6

**SHLI: (Logical left shift immediate)**

Description: Shifts register **rs1** by **imm** to the left, and stores the result in register **rd**.

Syntax: shli {rd}, {rs1}, {imm}

FN4: 0x7

**CCHI: (Addition carry check immediate)**

Description: Sets register **rd** to the carry out of register **rs1** plus **imm**.

Syntax: cchi {rd}, {rs1}, {imm}

FN4: 0x8

**BCHI: (Subtraction borrow check immediate)**

Description: Sets register **rd** to the borrow out of register **rs1** minus **imm**.

Syntax: bchi {rd}, {rs1}, {imm}

FN4: 0x9



## LUI (Load upper immediate)

Opcode: 0x2 / 0b000010

Format: DI

Description: Register **rd** is set to (**imm** << 11).

Syntax: lui {rd}, {imm}

## Memory storing

Opcode: 0x3 / 0b000011

Format: SSI

Note: The data format is big endian.

### STB: (Store byte)

Description:  $\text{memory}[\text{rs1} + \text{imm}] = \text{rs2}[7:0]$ .

Syntax: stb {rs2}, [{rs1}, {imm}]

FN4: 0x0

### STW: (Store word)

Description:  $\text{memory}[\text{rs1} + \text{imm}] = \text{rs2}[15:0]$ . Address[0] is padded with 0.

Syntax: stw {rs2}, [{rs1}, {imm}]

FN4: 0x1

### STD: (Store dword)

Description:  $\text{memory}[\text{rs1} + \text{imm}] = \text{rs2}[31:0]$ . Address[1:0] is padded with 0s.

Syntax: std {rs2}, [{rs1}, {imm}]

FN4: 0x2

## Memory loading

Opcode: 0x4 / 0b000100

Format: DSI

Note: The data format is big endian.

### LDB: (Load byte)

Description:  $\text{rd} = \text{memory}[\text{rs1} + \text{imm}][7:0]$ . Zero-extends

Syntax: ldb {rd}, [{rs1}, {imm}]

FN4: 0x0

**LDSB: (Load signed byte)**

Description: **rd** = memory[**rs1** + **imm**][7:0]. Sign-extends.

Syntax: ldsb {rd}, [{rs1}, {imm}]

FN4: 0x4

**LDW: (Load word)**

Description: **rd** = memory[**rs1** + **imm**][15:0]. Zero-extends and address[0] is padded with 0.

Syntax: ldw {rd}, [{rs1}, {imm}]

FN4: 0x1

**LDSW: (Load signed word)**

Description: **rd** = memory[**rs1** + **imm**][15:0]. Sign-extends and address[0] is padded with 0.

Syntax: ldsw {rd}, [{rs1}, {imm}]

FN4: 0x5

**LDD: (Load dword)**

Description: **rd** = memory[**rs1** + **imm**][31:0]. Zero-extends and address[1:0] is padded with 0s.

Syntax: ldw {rd}, [{rs1}, {imm}]

FN4: 0x2

## JAL (Jump and link)

Opcode: 0x5 / 0b000101

Format: DI

Description: IP is set to (IP + **imm**) and the old value of IP+4 is stored to register **rd**.

Syntax: jal {rd}, {label} (**imm** is the relative position between IP and the label's address).

## JALR (Jump to register and link)

Opcode: 0x6 / 0b000110

Format: DSI

FN4: 0x0

Description: IP is set to (**rs1** + **imm**) and the old value of IP+4 is stored to register **rd**.

Syntax: jalr {rd}, {rs1}, {imm}

## Conditional jumping

Opcode: 0x7 / 0b000111

Format: SSI

### **JEQ: (Jump if equal)**

Description: IP is set to (IP + **imm**) only if (**rs1 == rs2**). If not, no operation happens.

Syntax: jeq {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address).

FN1: 0x0

### **JLT: (Jump if less than)**

Description: IP is set to (IP + **imm**) only if (**rs1 < rs2**). If not, no operation happens.

Syntax: jlt {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address).

FN1: 0x1

### **JSLT: (Jump if signed less than)**

Description: IP is set to (IP + **imm**) only if signed (**rs1 < rs2**). If not, no operation happens.

Syntax: jslt {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address).

FN1: 0x2

### **JNE: (Jump if not equal)**

Description: IP is set to (IP + **imm**) only if (**rs1 != rs2**). If not, no operation happens.

Syntax: jeq {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address).

FN1: 0x4

### **JGE: (Jump if greater of equal than)**

Description: IP is set to (IP + **imm**) only if (**rs1 >= rs2**). If not, no operation happens.

Syntax: jlt {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address).

FN1: 0x5

### **JSGE: (Jump if signed greater or equal than)**

Description: IP is set to (IP + **imm**) only if signed (**rs1 >= rs2**). If not, no operation happens.

Syntax: jslt {rs1}, {rs2}, {label} (**imm** is the relative position between IP and the label's address).

FN1: 0x6

## Pseudo-instructions

Pseudo-instructions are virtual instructions (used by assemblers) that can be represented by one real instruction.

### **NOP: (No operation)**

Description: No operation. | Conversion: add zr, zr, zr | Syntax: nop

### **NOT: (Bitwise NOT)**

Description:  $rd = \sim rs1$  | Conversion: xori {rd}, {rs1}, -1 | Syntax: not {rd}, {rs1}

### **INC: (Increment)**

Description:  $rd = rs1++$  | Conversion: addi {rd}, {rs1}, 1 | Syntax: inc {rd}, {rs1}

### **DEC: (Decrement)**

Description:  $rd = rs1--$  | Conversion: addi {rd}, {rs1}, -1 | Syntax: dec {rd}, {rs1}

### **MOV: (Move)**

Description: Move **rs1** to **rd** | Conversion: add {rd}, {rs1}, zr | Syntax: mov {rd}, {rs1}

### **Move IP:**

Description: Move IP + 4 to **rd** | Conversion: jalr zr, {rd}, \$+4 | Syntax: mov {rd}, ip

### **RET: (Return)**

Description: Return from a function call | Conversion: jalr zr, rp, 0 | Syntax: mov {rd}, ip

### **CLR: (Clear)**

Description: Clear **rd** | Conversion: xor {rd}, {rd}, {rd} | Syntax: clr {rd}

### **NEG: (Negate)**

Description: Negate **rd** | Conversion: sub {rd}, zr, {rd} | Syntax: clr {rd}

### **SLT: (Set less than)**

Description:  $rd = (rs1 < rs2) ? 1 : 0$  | Conversion: bch {rd}, {rs1}, {rs2}

Syntax: slt {rd}, {rs1}, {rs2}

### **JLE: (Jump if less or equal)**

Description: Jump if ( $rs1 \leq rs2$ ) | Conversion: jge {rs2}, {rs1}, {label}

Syntax: jle {rs1}, {rs2}, {label}

### **JGT: (Jump if greater than)**

Description: Jump if ( $rs1 > rs2$ ) | Conversion: jlt {rs2}, {rs1}, {label}

Syntax: jgt {rs1}, {rs2}, {label}

**JMP: (Jump)**

Description: Jump | Conversion: jal zr, {label} | Syntax: jmp {label}

**SGT: (Set if greater than)**

Description:  $rd = (rs1 > rs2) ? 1 : 0$  | Conversion: slt {rd}, {rs2}, {rs1}

Syntax: sgt {rd}, {rs1}, {rs2}

**SSGT: (Set if signed greater than)**

Description:  $rd = (rs1 > rs2) ? 1 : 0$  | Conversion: sslt {rd}, {rs2}, {rs1}

Syntax: ssgt {rd}, {rs1}, {rs2}

**JZ: (Jump if zero)**

Description: Jump if ( $rs1 == 0$ ) | Conversion: jeq {rs1}, zr, {label}

Syntax: jz {rs1}, {label}

**JNZ: (Jump if not zero)**

Description: Jump if ( $rs1 \neq 0$ ) | Conversion: jne {rs1}, zr, {label}

Syntax: jnz {rs1}, {label}

**JLZ: (Jump if less than zero)**

Description: Jump if ( $rs1 < 0$ ) | Conversion: jslt {rs1}, zr, {label}

Syntax: jlz {rs1}, {label}

**JGZ: (Jump if greater than zero)**

Description: Jump if ( $rs1 > 0$ ) | Conversion: jslt zr, {rs1}, {label}

Syntax: jgz {rs1}, {label}

**LEA: (Load effective address)**

Description: Load **rd** with the effective address of [**rs1**, **imm**]

Conversion: addi {rd}, {rs1}, {imm}

Syntax: lea {rd}, [{rs1}, {imm}]

## Macro-instructions

Macro-instructions are virtual instructions (used by assemblers) that can be represented by one real instruction. They take more than one instruction to recreate and sometimes require conditional compilation systems, like LDI.

### **LDI: (Load immediate)**

Description: Load **rd** with an immediate value

Syntax: ldi {rd}, {imm}

Conversion:

if (imm is 0):

    place: clr {rd}

else if (imm is positive):

    if (imm[10:0] != 0):

        place: addi {rd}, zr, {imm}[10:0]

    if (imm[31:11] != 0):

        place: lui {rd}, zr, {imm}[31:11]

else if (imm is negative):

    if (imm[10:0] != 0x7ff):

        place: addi {rd}, zr, -1\*{imm}[10:0] (positive)}

    if (imm[31:11] != 0x1ffff):

        place: lui {rd}, zr, {imm}[31:11]

### **PUSH: (Push)**

Description: Push **rs1** onto the stack

Syntax: push {rs1}

Conversion:

//p is the list of push instructions in a row

//y is the number of those pushes in a row

for (x = 0; x < y; x++):

    place: std {rs1 of p[x]}, [sp, x\*-4]

place: addi sp, sp, y\*-4

### **POP: (Pop)**

Description: Pop to **rd** from the stack

Syntax: pop {rd}

Conversion:

//p is the list of pop instructions in a row

//y is the number of those pushes in a row

for (x = 0; x <= y; x = x++):

    place: ldb {rd of ps[x]}, [sp, x\*4]

place: addi sp, sp, y\*4

**XCHG: (Exchange)**

Description: Exchange between **rs1** and **rs2**

Syntax: xchg {rs1}, {rs2}

Conversion:

xor {rs1}, {rs1}, {rs2}

xor {rs2}, {rs1}, {rs2}

xor {rs1}, {rs1}, {rs2}

**LD(B/SB/W/SW/D)UPDT: (Load byte/signed byte/word/signed word/dword)**

Description: Load **rd** and load **rs1** with the effective address

Syntax: ld(b/sb/w/sw/d)updt {rd}, [{rs1}, {imm}] (Example: ldbupdt s0, [t0, 1])

Conversion:

ld(b/sb/w/sw/d) {rd}, [{rs1}, {imm}]

addi {rs1}, {rs1}, {imm}

**ST(B/SB/W/SW/D)UPDT: (Store byte/word/dword)**

Description: Store **rs2** and load **rs1** with the effective address

Syntax: st(b/sb/w/sw/d)updt {rs2}, [{rs1}, {imm}] (Example: stwupdt s0, [t0, 1])

Conversion:

st(b/sb/w/sw/d) {rs2}, [{rs1}, {imm}]

addi {rs1}, {rs1}, {imm}

**SSLT: (Set if signed less than)**

Description:  $rd = \text{signed}(rs1 < rs2) ? 1 : 0$

Syntax: sslt {rd}, {rs1}, {rs2}

Conversion:

sub {rd}, {rs1}, {rs2}

shri {rd}, {rd}, 31

**BST: (Bit set)**

Description:  $rd[imm] = 1$

Syntax: bst {rd}, {imm}

Conversion:

if (imm < 12):

place: ori {rd}, {rd}, 1 << {imm}

else:

place: ldi at, 1 << {imm}

place: or {rd}, {rd}, at

**BCL: (Bit clear)**

Description:  $rd[imm] = 0$

Syntax: bcl {rd}, {imm}

Conversion:

if (imm < 12):

place: andi {rd}, {rd}, -1\*(1 << {imm})

else:

place: ldi at, -1\*(1 << {imm})

place: and {rd}, {rd}, at

**BFL: (Bit flip)**

Description:  $rd[imm] = 0$

Syntax: bfl {rd}, {imm}

Conversion:

if (imm < 12):

place: xori {rd}, {rd}, 1 << {imm}

else:

place: ldi at, 1 << {imm}

place: xor {rd}, {rd}, at



# Registers

## Register file

The register files in SRM cores consist of 3 special purpose registers and 29 general purpose registers. The H extension removes r16-31.

Register	Name	Function	Saver
r0	zr	Constant 0	-
r1	at	Assembler temporary	Caller
r2	gp	Global pointer	-
r3	tp	Thread pointer	-
r4	rp	Return pointer	Callee
r5	sp	Stack pointer	Callee
r6	fp	Frame pointer	Callee
r7-9	a0-2	Function arguments/return values	Caller
r10-12	s0-2	Saved registers	Callee
r13-20	t0-7	Temporaries	Caller
r21-28	s3-8	Saved registers	Callee
r28-31	a3-a7	Function arguments	Caller

Each register has their assigned application for function calls. **ZR** is always 0 and can't be modified, **AT** is a temporary used by assemblers for macro-instructions, **RP** contains the return address for function calls, **SP** points at the top-most value of the stack, **FP** is used to delineate the boundary between two stack frames, **GP** is used for fast access to global variables and data structures, **TP** points at the thread local memory, **A0-5** are used as function arguments and their return values, **S0-8** are used for local variables that are expected to keep their values after function calls, and **T0-7** are used for local variables that become garbage after function calls. The conventions for r1-31 aren't enforced but are highly recommended to follow.

## Special purpose internal registers

These registers are outside of the register file and are used for specific applications.

**IP:** Instruction pointer register; points at the memory location of the current instruction being executed and its reset value is 0x0.

**CSRs:** Control and Status registers; they contain control and status values/flags. They are from the S (System) extension.

# Standard extensions

These extensions expand the instruction set and the new instructions are assigned to specific opcodes to maintain global compatibility.

## System extension

This extension includes system instructions, privilege modes (User and Kernel), control and status registers (CSRs) and instructions for manipulating them.

The System extension supports up to 4096 CSRs

CSR	Label	Function	Read privilege	Write privilege
csr0	msr	Main status register	Kernel	Kernel
csr1	pvg	Privilege mode	Kernel	Kernel
csr2	spg	Saved privilege mode	Kernel	Kernel
csr3	eivba	External interrupt vector address	Kernel	Kernel
csr4	eic	External interrupt cause	Kernel	Kernel
csr5	scvaddr	System call vector address	Kernel	Kernel
csr6	iraddr	Interrupt return address	Kernel	Kernel
csr7	pcsaddr	Process context switch interrupt address	Kernel	Kernel
csr8	pcstrv	Process context switch timer reset value	Kernel	Kernel
csr9	pcst	Process context switch timer	Kernel	Kernel
csr10	htid	Hardware thread ID	Kernel	Kernel
csr11-4095	<i>reserved</i>	<i>reserved</i>	<i>reserved</i>	<i>reserved</i>

### MSR flags:

0 - Enable external interrupts

1 - Quadword mode (Q)

2-31 - *Reserved*

### Privilege modes:

0 - User

1 - *Reserved*

2 - Kernel

3 - *Reserved*

**SYSCALL:**

Opcode: 0x8 / 0b001000

Format: DSS

FN4: 0x0

FN7: 0x0

Description: The **pvg** CSR is copied to **spvg** and then set to Kernel mode (1)

Syntax: syscall

**SYSRET:**

Opcode: 0x9 / 0b001001

Format: DSS

FN4: 0x0

FN7: 0x0

Description: IP is set to **iraddr** and **pvg** is set **spvg**. This instruction can only be executed on privilege level is 2+ (Kernel mode+),

Syntax: sysret

**CSRW:**

Opcode: 0xA / 0b001010

Format: DSS

FN4: 0x0

FN7: 0x0

Description: csr[imm] is set to register **rs1** if the privilege mode allows the program to write to the selected CSR

Syntax: csrr {rs1}, {csr}

**CSRR:**

Opcode: 0xA / 0b001010

Format: DSS

FN4: 0x1

FN7: 0x0

Description: Register **rd** is set to csr[imm] if the privilege mode allows the program to write to the selected CSR (If not, the value returned is 0).

Syntax: csrr {rd}, {csr}

## 64-bit extension (SRM64)

The 64-bit extension includes a control flag for the **msr** CSR called “64-bit mode” and 3 new instructions. The Q flag makes the core use 64-bit arithmetic/logic instructions and adjusts **cch**, **bch**, **mulh** and **smulh** to use the 64-bit carry/borrow out. When the Q flag is disabled, the upper 32 bits of the registers will be ignored during arithmetic operations

### Memory storing:

Opcode: 0x3 / 0b000011

Format: SSI

#### **STQ: (Store qword)**

Description:  $\text{memory}[\text{rs1} + \text{imm}] = \text{rs2}[63:0]$ .

Syntax: `stq {rs2}, [{rs1}], {imm}`

FN4: 0x3

### Memory loading:

Opcode: 0x4 / 0b000100

#### **LDSD: (Load signed dword)**

Description:  $\text{rd} = \text{memory}[\text{rs1} + \text{imm}][31:0]$ . Sign-extends.

Syntax: `ldsd {rd}, [{rs1}], {imm}`

FN4: 0x6

#### **LDQD: (Load qword)**

Description:  $\text{rd} = \text{memory}[\text{rs1} + \text{imm}][63:0]$ . Zero-extends.

Syntax: `ldq {rd}, [{rs1}], {imm}`

FN4: 0x3

## Register reduction extension (H)

This extension removes registers r16-31. SRM cores without this extension are software compatible with the software for SRM CPUs with only 16 registers.

## Multiplication/Division extension (M)

This extension has 8 sequential arithmetic instructions that allow multiplication and division in one instruction.

Opcode: 0xB / 0b001011

Format: DSS

### **MUL: (Multiply)**

Description: Register **rs1** is multiplied by **rs2** and the result is stored in **rs2**.

Syntax: mul {rd}, {rs1}, {rs2}

FN4: 0x0

### **SMUL: (Signed multiply)**

Description: **rd** = signed **rs1** \* **rs2**

Syntax: smul {rd}, {rs1}, {rs2}

FN4: 0x1

### **MULH: (Multiply high)**

Description: Register **rs1** is multiplied by **rs2** and the carry out of the result is stored in **rs2**.

Syntax: mulh {rd}, {rs1}, {rs2}

FN4: 0x2

### **SMUL: (Signed multiply high)**

Description: **rd** = carry out of signed **rs1** \* **rs2**

Syntax: smulh {rd}, {rs1}, {rs2}

FN4: 0x3

### **DIV: (Divide)**

Description: Register **rs1** is divided by **rs2** and the quotient of the result is stored in **rs2**.

Syntax: div {rd}, {rs1}, {rs2}

FN4: 0x4

### **SDIV: (Signed divide)**

Description: **rd** = signed **rs1** / **rs2**

Syntax: sdiv {rd}, {rs1}, {rs2}

FN4: 0x5

**MOD: (Modulo)**

Description: Register **rs1** is divided by **rs2** and the remainder of the result is stored in **rs2**.

Syntax: mod {rd}, {rs1}, {rs2}

FN4: 0x6

**SMOD: (Signed modulo)**

Description: **rd** = signed **rs1** % **rs2**

Syntax: smod {rd}, {rs1}, {rs2}

FN4: 0x7

M macro-instructions:

**(MUL/SMUL/MULH/SMULH/DIV/SDIV/MOD/SMOD)I: ([...] Immediate)**

Description: **rd** = **rs1** [...] **imm**

Syntax: (mul/smul/mulh/smulh/div/sdiv/mod/smod)i {rd}, {rs1}, {imm}

Conversion:

ldi at, {imm}

(mul/smul/mulh/smulh/div/sdiv/mod/smod) {rd}, {rs1}, at

**MADD/SMADD: (Multiply / Signed multiply and accumulate)**

Description: **rd** += **rs1** \* **rs2**

Syntax: madd/smadd {rd}, {rs1}, {imm}

Conversion:

mul at, {rs1}, {rs2}

add {rd}, {rs}, at

**(MADD/SMADD)I: (Multiply / Signed multiply immediate and accumulate)**

Description: **rd** += **rs1** \* **rs2**

Syntax: (madd/smadd)i {rd}, {rs1}, {imm}

Conversion:

ldi at, {imm}

mul at, {rs1}, at

add {rd}, {rs}, at

# Interrupts and exceptions

External interrupts only can be triggered if the enable interrupts flag (from **msr**) is enabled.

When any interrupt/exception is triggered:

- $(IP + 4)$  is stored in the **iraddr** CSR.
- The **pvg** CSR is copied to the **spvg** CSR and then set to kernel mode (2).
- IP is set to the contents of an interrupt/exception address CSR.

Types of interrupts/exceptions:

- System call: Triggered by the **syscall** instruction. Its address CSR is **scvaddr**.
- External interrupts: Triggered by external hardware if the enable interrupts flag is enabled. Its address register is **eivba**
- Exceptions: Handled by their own CSRs (Specified in their master extensions).