

## National University of Computer & Emerging Sciences, Karachi Spring -2022 CS-Department



## Mid Term 1

11th March, 2022, 10:00 am -11:00 am

Course Code; EE1005	Course Name: Digital Logic Design (DLD)
Instructor Name / Names: Mr. Aamir , Mr Aashir , Mr. Behraj , Mr. Hamza, Ms. Rabia Tabassum,	
Ms, Rukhsar, Ms, Sumaiyah, Mr, Zakir	
Student Roll No:	Section No:

#### Instructions:


- · Return the question paper.
- Read each question completely before answering it. There are 3 questions and 2 pages.
- In case of any ambiguity, you may make assumption. But your assumption should not contradict any statement in the question paper.
- All the answers must be solved according to the sequence given in the question paper.
- This paper is subjective.

Time: 60 minutes.


Max Marks: 45 points

#### Question 1: ( Digital System ) [18]

a) For the digital waveform shown in Fig.-1, determine the duty cycle and frequency of the waveform



b) Express the decimal number (-98) in binary as an 8-bit sign-magnitude number, the 1's complement form, and 2's complement form.



c) Perform the following 8-bit sign numbers operation: 10001100 + 00111001

d) Convert the following number in BCD

(i) 101101012 (ii) 56710

(ii) 56710

( 10110101<sub>2</sub> = 18110 BCD = 0001 1000 0001

0101 0110 0111 = BCD

[2]


[2]

[4]

# (i) 1011 -> Binary 1101 (is) 1100 -> Binary 1000

f) Solve the following operations in binary form:
 (i) 1101<sub>2</sub> × 1010<sub>2</sub> (ii) 1011<sub>2</sub> ÷ 11<sub>2</sub>

1/1011



#### Question 2: (Logic Gates and Its Applications) [7]


a) Your instructor teaches CS1005 to the students where some of them are registered and some of them are not, he asked you to design a logic diagram which will be used for checking if the student is allowed to sit in exam or not based on following scenario:

If the student is registered and his/her attendance is 80% then the student is allowed to sit in exam otherwise not.

The attendance of the student below 80% is represented by LOW signal and above 80% by HIGH signal.

Before drawing the logic diagram, you must write down the truth table and logic expression from the table as well. Your logic circuit will be connected to a RED light which will remain off if the student is allowed to sit in exam otherwise ON.

[4]



b) Determine the output waveform in Fig-2 and draw the timing diagram with respect to given number (1 to 16) in answer sheet. [3]






Fig-2

### Question 3: (Boolean Algebra ) [20]

a) Apply DeMorgan's theorems to the expression and simplfy it.

$$\frac{\overline{A+B\bar{C}}+\overline{(A+C)D}+\overline{AB}}{\overline{A+B\bar{C}}+\overline{(A+C)D}} = \overline{AB}$$

$$\left[ (\overline{A+B\bar{C}}) \cdot (\overline{A+C)D} \right] AB$$

$$\left[ (A+B\bar{C}) \cdot (\overline{A+C}) + \overline{D} \right] AB$$

b) Simplify it using Boolean algebra. Also develop the turth table.

$$= \begin{bmatrix} A[1+c+\overline{D}] + AB\overline{c} + B\overline{c}\overline{D} \end{bmatrix} AB$$

$$= \begin{bmatrix} A + AB\overline{c} + B\overline{c}\overline{D} \end{bmatrix} AB$$

$$= \begin{bmatrix} A[1+B\overline{c}] + B\overline{c}\overline{D} \end{bmatrix} AB$$

$$= \begin{bmatrix} A[1+B\overline{c}] + B\overline{c}\overline{D} \end{bmatrix} AB$$

$$= \begin{bmatrix} A + B\overline{c}\overline{D} \end{bmatrix} AB$$

$$= AB + ABB\overline{c}\overline{D}$$

$$= AB + ABC\overline{D}$$

$$= AB$$

$$\overline{AC(\overline{ABD})} + \overline{AB(C+D)} + \overline{ABC}$$

$$\overline{AC(\overline{ABD})} + \overline{AB(C+D)} + \overline{ABC}$$

$$\overline{AC(\overline{ABD})} + \overline{AB(C+D)} + \overline{ABC}$$

$$\overline{AC(\overline{ABD})} + \overline{ABC(C+D)} + \overline{ABC}$$


$$\overline{AC(\overline{ABD})} + \overline{ABC}$$

$$\overline{ABC} + \overline{ACD} + \overline{ABCD} + \overline{ABC}$$

$$\overline{BC} + \overline{ACD} + \overline{ABCD}$$

$$\overline{BC} + \overline{AD(C+BC)}$$

c) Write the standard SOP and POS forms of the logic expression for the following circuits (Fig-3). [4]



d) Use a Karnaugh map to simplify (in SOP form) the given Boolean functions. Implement the simplified form into circuit.

