



## Introduction to Cryogenic Computing Architecture Modeling

Jangwoo Kim (and many researchers @ SNU, Kyushu Uni., and Nagoya Uni.)

E-mail: jangwoo@snu.ac.kr,

Web: <a href="https://hpcs.snu.ac.kr/~jangwoo">https://hpcs.snu.ac.kr/~jangwoo</a>

High Performance Computer System (HPCS) Lab Department of Electrical and Computer Engineering **Seoul National University** 



## Index

- Introduction
- Session #1: 77K CMOS-device computer arch. modeling
- Session #2: 4K SFQ-device computer arch. modeling
- Session #3: 4K+77K quantum computer arch. modeling



## Why cryogenic computing?




**Conventional Computing** 

Suffer from the performance wall and power wall problems



## Why cryogenic computing?



**Cryogenic Computing** 

Resolve the performance wall and power wall problems

Computing at extremely low temperature is the solution!



## Why cryogenic computing?



Two directions to utilize low temperatures

(1) 4K-77K: CMOS-based computer architecture

(2) 4K: SFQ-based computer architecture

Resolve the performance wall and power wall problems

Computing at extremely low temperature is the solution!




# What can we do at cryogenic temp.?


**#1. Cryogenic CMOS computing @ ~77K** 






Low leakage current







Low wire resistivity





Reduce device power





**Reduce wire latency** 



# What can we do at cryogenic temp.?

#2. Superconductor computing (e.g., SFQ) @ ~4K









# What can we do at cryogenic temp.?

#2. Superconductor computing (e.g., SFQ) @ ~4K



SFQ device with superconductor ring




Ultra-fast operation (~100 GHz)

Low-energy switching (~0.1 aJ per switching)



## Our research highlights

# **CMOS-based cryogenic computer**



Core [ISCA'20, ASPLOS'22 Top Picks'21]

Cache [ASPLOS'20]


DRAM [ISCA'19, ISCA'21]

# Superconductor computer



NPU [MICRO'20, Top Picks'21]

# Quantum computer




Quantum controller [ISCA'22]




56GHz 1.6mW ALU [ISLPED'17]



48GHz 5.6mW Multiplier [ISSCC'19]



32GHz 6.2mW Processor [VLSI'20]



50GHz AI Accelerator [MICRO'20]



## Our research highlights

**CMOS-based cryogenic computer** 

**Superconductor computer** 

Quantum computer

Please refer to the papers for architecture details.

Today's tutorial focus on "our cryogenic arch. modeling methodologies"

[ISC



ALU [ISLPED'17]



48GHz 5.6mW Multiplier [ISSCC'19]



32GHz 6.2mW Processor [VLSI'20]



50GHz AI Accelerator [MICRO'20]



## Index


- Introduction
- Session #1: 77K CMOS-device computer arch. modeling
- Session #2: 4K SFQ-device computer arch. modeling
- Session #3: 4K+77K quantum computer arch. modeling




## Challenges of CryoCMOS computing (1/2)

#1: No modeling tool

#2: No cryo-optimal designs








## Challenges of CryoCMOS computing (2/2)

## #3: Cooling cost can be a killer

- $P_{cooling} = P_{device} \times Cooling.Overhead$ 
  - Cooling. Overhead =  $\frac{T_{original} T_{cooling}}{T_{original} \times Cooler \ efficiency}$





## Research goals

Session #1

Goal 1

Build a CryoCMOS architecture modeling tool (e.g., device, circuit, architecture simulators, ...)

Goal 2

Build cryogenic-optimal architectures (e.g., core, cache, memory, server, ...)




## **CryoModel: Overview**

### 1) MOSFET model

Low-temperature MOSFET characteristics

## 2) Wire model


Low-temperature wire characteristics





## CryoModel: MOSFET model


 MOSFET model predicts low-temperature I<sub>on</sub>, I<sub>sub</sub>, I<sub>gate</sub> by modeling three temperature sensitive variables





## CryoModel: MOSFET model

 MOSFET model predicts low-temperature I<sub>on</sub>, I<sub>sub</sub>, I<sub>gate</sub> by modeling three temperature sensitive variables





## CryoModel: MOSFET model

 MOSFET model predicts low-temperature I<sub>on</sub>, I<sub>sub</sub>, I<sub>gate</sub> by modeling three temperature sensitive variables


**Targets of MOSFET model** 

# MOSFET variables Temperature sensitive variables $\mu_{eff}$ $V_{th}$ $v_{sat}$ = Func(MOSFET variables)



## CryoModel: Wire model


- Wire model predicts low-temperature wire resistivity
  - Geometry model: derive 300K resistivity based on wire width and height
  - Temperature model: linearly scale the 300K resistivity to 77K resistivity





## CryoModel: Memory model


Can predict latency and power of cryogenic DRAM & cache!





## CryoModel: Memory model

Can predict latency and power of cryogenic DRAM & cache!




latency & power



## CryoModel: Processor model


Can estimate the core's critical-path delays and frequency!





## CryoModel: Processor model


Can estimate the core's critical-path delays and frequency!





## CryoModel: Validation (1/2)


- In-house probing station
  - Measure MOSFET characteristics at 77K






## CryoModel: Validation (2/2)

- Custom-built cooling setup with commodity products
  - − Control and measure the DRAM/processor clock frequency at ~130K



Memory model validation setup




Processor model validation setup



## CryoModel: Validation (2/2)

- Custom-built cooling setup with commodity products
  - Control and measure the DRAM/processor clock frequency at ∼130K

# We appreciate Samsung & SK Hynix for their invaluable support!



Memory model validation setup



Processor model validation setup



## Research goals

Goal 1

Build a CryoCMOS architecture modeling tool (e.g., device, circuit, architecture simulators, ...)


Goal 2

Build cryogenic-optimal architectures (e.g., core, cache, memory, server, ...)




## Other CryoCMOS architecture research


CryoCore/CryoWire [ISCA'20] / [ASPLOS'22]



CryoCache [ASPLOS'20]



CryoRAM/Guard [ISCA'19], [ISCA'21]



Please refer to the papers for more details!




## Index


- Introduction
- Session #1: 77K CMOS-device computer arch. modeling
- Session #2: 4K SFQ-device computer arch. modeling
- Session #3: 4K+77K quantum computer arch. modeling



## New device for extremely low temp!

→ Superconductor computing (e.g., SFQ) @ ~4K







SFQ device with superconductor ring



## We brought up early circuit designs!

**8bit ALU**: 56 GHz, 1.6mW **8bit MUL**: 48 GHz, 5.6 mW





## **Recent progress in SFQ circuits**

Next: SFQ-based architecture design



## Research goals


Session #2


Goal 1

Build SFQ modeling/simulation framework


Goal 2

Build SFQ-optimal architectures (e.g., processor, AI accelerator, ...)







- On-chip network
  - 2D systolic array



- On-chip network
  - 2D systolic array
- Buffer design
  - Shift-register-based buffers




- On-chip network
  - 2D systolic array
- Buffer design
  - Shift-register-based buffers
  - Data alignment unit




Convolutional operation

Matrix multiplication

## A good example: SFQ-based NPU



- On-chip network
  - 2D systolic array
- Buffer design
  - Shift-register-based buffers
  - Data alignment unit




Convolutional operation

Matrix multiplication


- Processing Element (PE) design
  - Weight stationary PE

### **SFQ NPU simulation framework: Overview**




#### SFQ NPU model: Validation


- SFQ NPU model accurately estimates freq./power/area
  - Compared to the post-layout simulation and chips fabricated by 1.0 µm Nb [3]



#### SuperNPU: Optimized SFQ NPU architecture



### SuperNPU: Optimized SFQ NPU architecture






#### Index

- Introduction
- Session #1: 77K CMOS-device computer arch. modeling
- Session #2: 4K SFQ-device computer arch. modeling
- Session #3: 4K+77K quantum computer arch. modeling



## Toward large-scale quantum computer




We need a fault-tolerant quantum computer using 10+K physical qubits!



## Scalable quantum control system


a scalable quantum-control processor & interface!






## Architecting "scalable control processor"

Scalable QCP has not been actively explored yet



Our research target: a scalable QCP architecture!






**#1. Microarchitecture** 

**#2. Temperature** 






#### **#1. Microarchitecture**

No scalable µarch unit for the fault-tolerant quantum computing

**#2. Temperature** 





#### #1. Microarchitecture


No scalable µarch unit for the fault-tolerant quantum computing

#### **#2. Temperature**

300K operation

- → Huge 300K-4K data transfer
- → Wire heat > 4K power budget





#### **#1. Microarchitecture**

No scalable µarch unit for the fault-tolerant quantum computing

#### **#2. Temperature**

300K operation


- → Huge 300K-4K data transfer
- → Wire heat > 4K power budget

#### **#3. Technology**

Performance-limited CMOS

- → Slow QED or Low inst. BW
- **→ Decoherence error**






**#1. Microarchitecture** 

**#2. Temperature** 






**#1. Microarchitecture** 

(+) Scalable FTQC unit research

**#2. Temperature** 






- **#1. Microarchitecture**
- (+) Scalable FTQC unit research

- **#2. Temperature**
- (+) 4K operation






- **#1. Microarchitecture**
- (+) Scalable FTQC unit research

- **#2. Temperature**
- (+) 4K operation

- **#3. Technology**
- (+) Fast & Low-power SFQ






- **#1. Microarchitecture**
- (+) Scalable FTQC unit research
- (-) Limited µarch coverage
- **#2. Temperature**
- (+) 4K operation
- (-) 4K device power dissipation
- #3. Technology
- (+) Fast & Low-power SFQ
- (-) Non-trivial scalable design



Voltage pulse





## Research goals

Session #3

Step 1

Develop a modeling & simulation tool for QCP

Step 2


Propose a scalable QCP architecture




### **XQsim: Research goal**


 QCP scalability analysis tool to evaluate various ideas in microarchitecture, temperature, and technology


QCP microarchitecture



Temperature & Technology











## QC microarchitecture overview

- First full implementation of the fault-tolerant QCP µarch
  - Implement all the necessary hardware units for fault-tolerant quantum computing in RTL
  - Target surface-code lattice surgery and develop custom compiler & quantum ISA






#### **Further microarchitecture details**




Please refer to our paper for all these details!



## **XQsim: Overview**








## **XQ-estimator: CMOS model**

- **Build our model on our 77K CryoCMOS model (CryoModel)**
- **Extend MOSFET & Wire model's temperature coverage to 4K** 
  - i.e., carrier mobility ( $\mu_{eff}$ ), saturation velocity ( $v_{sat}$ ), threshold voltage ( $V_{th}$ ), wire resistivity ( $\rho_{wire}$ )






## XQ-estimator: CMOS model

- Build our model on our 77K CryoCMOS model (CryoModel)
- Extend MOSFET & Wire model's temperature coverage to 4K


i e carrier mobility (u. s.) saturation velocity (v. .) threshold voltage (V., ) wire resistivity (o. We exploit our cryo-CMOS device & arch model (Session #1)





## **XQ-estimator: SFQ model**

- Generate an SFQ gate netlist by applying SFQ-specific circuit features
- Estimate the frequency and power by using RSFQ gate library data






## **XQ-estimator: SFQ model**

- Generate an SFQ gate netlist by applying SFQ-specific circuit features
- Estimate the frequency and power by using RSFQ gate library data







## **XQ-simulator: Overview**


- Run simulation to report scalability metrics and manageable qubit scale
- Integrate a quantum simulator for the functionally correct simulation

Temperature & Technology config.

Freq. & Power from XQ-estimator

Quantum program (our QISA)

Error model config.





## Research goals


Step 1

Develop a modeling & simulation tool for QCP

Step 2

Propose a scalable QCP architecture






**Bottleneck: Slow EDU** 

**Qubit scale:** < 250






**Bottleneck: Slow EDU** 

µarch #1: Fast EDU

**Qubit scale:** < **250** → **1,700** 





**Bottleneck: Slow EDU** 


µarch #1: Fast EDU

**Qubit scale:** < **250** → **1,700** 

**Bottleneck: 4K device power** 

**Qubit scale: 970** 





**Bottleneck: Slow EDU** 

μarch #1: Fast EDU


**Qubit scale:** < **250** → **1,700** 

**Bottleneck: 4K device power** 

μarch #2 & #3: Low-power PSU & TCU

**Qubit scale: 970 → 4,600** 





**Bottleneck: Slow EDU** 

μarch #1: Fast EDU


**Qubit scale:** < **250** → **1,700** 

**Bottleneck: 4K device power** 

μarch #2 & #3: Low-power PSU & TCU

**Qubit scale: 970 → 4,600** 





**Bottleneck: Slow EDU** 

µarch #1: Fast EDU

**Qubit scale:** < **250** → **1,700** 

**Bottleneck: 4K device power** 

μarch #2 & #3: Low-power PSU & TCU


**Qubit scale: 970 → 4,600** 

**Bottleneck: 4K device power** 

μarch #4: Low-power EDU

**Qubit scale: 8,100 → 59,000** 





**Bottleneck: Slow EDU** 

µarch #1: Fast EDU

**Qubit scale:** < **250** → **1,700** 

**Bottleneck: 4K device power** 

μarch #2 & #3: Low-power PSU & TCU

**Qubit scale: 970 → 4,600** 

**Bottleneck: 4K device power** 

μarch #4: Low-power EDU

**Qubit scale: 8,100 → 59,000** 

Refer to the paper for more details!



#### Thanks!

#### Now the actual tutorials will follow!