

DATA SHEET

(DOC No. HX6537-A-DS)

[≫]HX6537-A

WE-I Plus ASIC
Preliminary version 01 February, 2020

Himax Technology, Inc. http://www.himax.com.tw





Revision History

February, 2020

| Version | Date | Description of changes |
|---------|------------|------------------------|
| 01 | 2020/02/03 | New setup. |





WE-I Plus ASIC



List of Contents

February, 2020

| | eral Description | |
|-------|---|-----|
| | tures | |
| | ck Diagram | |
| Pin . | Assignment | 1 |
| Fun | ction Description | 1 |
| 5.1 | ARC EM9D DSP with FPU | 1 |
| | 5.1.1 Features | 1 |
| | 5.1.2 Function description | 1 |
| 5.2 | 5.1.1 Features | 1 |
| | 5.2.1 Features | 1 |
| | 5.2.2 Function description | 1 |
| 5.3 | Security | 1 |
| | 5.3.1 Features | 1 |
| | 5.3.2 Function description | 1 |
| | 5.3.3 Secure boot | 1 |
| | 5.3.4 Secure OTA | 1 |
| | Image accelerators 5.2.1 Features 5.2.2 Function description Security 5.3.1 Features 5.3.2 Function description 5.3.3 Secure boot 5.3.4 Secure OTA 5.3.5 Secure meta data output Power management 5.4.1 Features 5.4.2 Function description | 1 |
| 5.4 | Power management | 1 |
| | 5.4.1 Features | 1 |
| | 5.4.2 Function description | 1 |
| | 5.4.2 Function description. 5.4.3 Active mode. 5.4.4 Standby mode. 5.4.5 Sleep mode. 5.4.6 Shutdown mode. Strical Characteristics. | 1 |
| | 5.4.4 Standby mode | 1 |
| | 5.4.5 Sleep mode | 1 |
| | 5.4.6 Shutdown mode | 1 |
| Ξlec | etrical Characteristics | 1 |
| 6.1 | Absolute maximum ratings | 1 |
| 6.2 | Recommended operating conditions | 1 |
| 3.3 | DC electrical characteristics | 2 |
| | 6.3.1 GPIO | . 2 |
| 6.4 | Absolute maximum ratings | . 2 |
| | 6.4.1 PC Interface | 2 |
| | 6.4.2 SPI interface | |
| | 6.4.3 I ² S RXTX master interface AC characteristics | |
| | 6.4.4 PDM RX Interface AC characteristics (1) | . 2 |
| | 6.4.5 Image sensor interface AC characteristics ⁽¹⁾ | . 2 |
| | 6.4.6 12-bit ADC characteristics ⁽¹⁾ | |
| | kage Outline Dimension | |
| | WLCSP-38 | |
| | LQFP-128 | |
| | QFN-72 | |
| O-4 | ruin ar Information | • |





List of Figures

February, 2020

| Figure 3.1: HX6537-A block diagram | | 9 |
|--|--------|----|
| Figure 4.1: WLCSP-38 ball map (Bottom view) | | |
| Figure 5.1: Image accelerators block diagram | | |
| Figure 5.2: Secure boot flow | | |
| Figure 5.3: Secure OTA flow | | 17 |
| Figure 6.1: I ² C timing | | 21 |
| Figure 6.2: SPI master timing | | |
| Figure 6.3: SPI slave timing | | 23 |
| Figure 6.4: I ² S RX/TX master timing | Q_V/O} | 24 |
| Figure 6.5: PDM Rx timing | | 25 |
| Figure 6.6: Image sensor interface timing | | |





List of Tables

| February, | 2020 |
|-----------|------|
| Cordary, | 2020 |

| Table 4.1: Pin assignment | 12 |
|--|----|
| Table 4.2: WLCSP-38 ball map (Bottom view) | 13 |







Preliminary Version 01

February, 2020

1. General Description

The HX6537-A is an ultra-low power, high performance microcontroller designed for battery-powered TinyML applications.

The HX6537-A is embedded with a powerful 400MHz ARC EM9D DSP core with Floating Point Unit and XY local data memory architecture to accelerate convolution operation of neural network algorithm. There are internal 2 MB ultra-low-leakage SRAMs for system and program usage. With the benefit of DSP instruction and XY memory architecture, HX6537-A can operate at lower clock speed to achieve the same application performance for lower power consumption.

Besides traditional interrupt-based trigger wakeup mechanism from deep-sleep or shutdown mode, HX6537-A provides a new multi-layer power management scheme to wakeup CMOS sensor periodically for ultra-low power applications. The multi-layer power management is controlled by hardware state machine, and the trigger condition of power layer change is the result of "Vision" detection. The EM9D core is placed in 2nd power layer to save main power consumption. Normally, EM9D core is in power shut-off state until 1st layer detection completed. There are hardware image accelerators in 1st layer to provide pre-processing of vision tasks and provide a wake-up trigger when event is detected. It can lower power consumption and maintain required response time and accuracy in "always-on" Computer Vision applications.

Security is a key consideration in Internet of Things and other embedded applications. HX6537-A provides hardware secure engine for secure boot, secure OTA firmware update, and secure meta data output with minimum processing latency. HX6537-A also provides rich peripheral interfaces for application need, including CMOS sensor interface, audio I²S and PDM interface, and peripheral interfaces of UART, I²C, SPI, GPIO and ADC.

2. Features

- Ultra-low power and high-performance ARC EM9D DSP with FPU
 - 320 kB program ICCM local memory
 - 320 kB data DCCM/XCCM/YCCM local memory
 - 1472 kB system memory
 - 64 kB boot ROM
 - SIP 1MB/2MB Flash (LQFP/QFN packages only)
 - Frequency up to 400MHz
- Image hardware accelerators
 - Motion detection Change Detection Module
 - 2x2 sub-sampler and filter
 - 5x5 de-mosaic and filter
 - JPEG codec
 - HOG extraction
 - Programmable re-sampler
- Security
 - True random number generator
 - Secure boot, secure OTA, secure meta data output
- Sensor input interface
 - 1/4/8-bit sensor interface
 - Up to 60fps@VGA
- Audio interface
 - PDM Rx for mono and stereo audio microphone input
 - I2S Rx/Tx for audio input and output
- Peripheral interfaces
 - 2x 1/2/4-bit SPI master, up to 50MHz
 - 1x SPI slave, up to 50MHz
 - 3x I²C master, up to 1MHz
 - 1x I²C slave, up to 1MHz
 - 2x UART interface with Tx and Rx FIFO
 - 3x PWM
 - GPIOs
- ADC interface
 - Up to 4-channels
 - 1x 12-bit 1 MSPS ADC
- Power management
 - Low power modes Active, Standby, Sleep and Shutdown
 - Hardware Power Management Unit
 - SRAM retention to reduce EM9D startup time
- Debug mode
 - Two-wire JTAG interface
- Clock, reset and supply management
 - 1.8 V supply for core
 - 1.8 V to 3.3 V supply for I/Os
 - POR and BOR
 - 24 MHz crystal oscillator
 - 32 kHz crystal oscillator
 - Internal 36 MHz factory-trimmed RC oscillator
 - Internal 32 kHz RC oscillator with calibration

Himax Confidential

<u>-P.7-</u> February, 2020



Package

■ WLČSP-38: 4.695 mm x 1.604 mm

■ LQFP-128: 16 mm x 16 mm

■ QFN-72: 8 mm x 8 mm





3. Block Diagram

Below diagram shows the functional modules in HX6537-A.




Figure 3.1: HX6537-A block diagram





4. Pin Assignment

Pin Types: A=Analog, I=Input, O=Output, P=Power, G=Ground

| Pin name | LQFP-128 | | WLCSP-38 | Туре | Pad | Description |
|---------------|------------------|--|---------------|----------|--|-----------------------------|
| | Pin no. | Pin no. | Pin no. | | | • |
| ADC_IP3 | 1 | - | - | Al | - | ADC Input Ch3_P. |
| ADC_IP2 | 2 | - | - | Al | - | ADC Input Ch2_P. |
| ADC_IN3 | 3 | - | - | AI | - | ADC Input Ch3_N. |
| ADC_IN2 | 4 | - | - | AI | - | ADC Input Ch2_N. |
| ADC_VREFN_IN | 5 | - | - | ΑI | - | ADC VREFN input. |
| ADC_AVSS18 | 6 | 1 | - | G | Ground | ADC GND. |
| ADC_IN1 | 7 | - | - | ΑI | - | ADC Input Ch1_N. |
| ADC_AVDD18 | 8 | 2 | - | Р | 1.8V 🔷 | ADC PWR. |
| ADC_IN0 | 9 | 3 | - | ΑI | - (>) | ADC Input Ch0_N. |
| ADC_IP1 | 10 | - | - | ΑI | - | ADC Input Ch1_P. |
| ADC_IP0 | 11 | 4 | - | ΑI | 4 | ADC Input Ch0_P. |
| ADC_VREFP_IN | 12 | 5 | - | ΑI | | ADC VREFP input. |
| ADC_VREFP_OUT | 13 | - | - | AO | | ADC VREFP output. |
| PLL_VDD18 | 14 | 6 | B14 | P | 1.8V | PLA PWR. |
| PLL_VSS18 | 15 | 7 | - | Р | Ground | PLL GND. |
| CLDO OUT | 16 | 8 | C15 | AO | - (| CLDO 0.9V output. |
| CLDO_AVSS18 | 17 | - | (-6) | G | Ground | CLDO GND. |
| POR_AVSS18 | 18 | - | 3// | G | Ground | POR GND. |
| CLDO AVDD18 | 19 | 9 | C13 | Р | 1.8V | CLDO PWR. |
| POR_AVDD18 | 20 | - | ((-1)) | Р | 1.8V | POR PWR. |
| XA_32K | 21 | - (6 | 1// | | 1 - | XTAL32K input A. |
| XB_32K | 22 | <u> </u> |)) - | 0 |)) | XTAL32K input B. |
| XTALOUT_24M | 23 | //11 | D14 | O | _ | XTAL24M output. |
| XTALIN 24M | 24 | 10 | E15 | | _ | XTAL24M input. |
| PGPIO0 | 25 | 12 | | 1/0 | _ | PIF GPIO0 (AON). |
| PGPIO1 | 26 | 13 | (C) | 1/0 | _ | PIF GPIO1 (AON). |
| 1 6/16/1 | 201 | 10 | | 1/ 🔾 | | Boot option selection |
| BOOT_OPT0 | 27 | 14 | C 11 | I/O | _ | pin0. |
| | (0) | 14// | 911 | 1/ 🔾 | | 2. PDM clock. |
| | ((0)/ | | \rightarrow | | | Boot option selection |
| BOOT_OPT1 | 28 | 15 | D10 | I/O | _ | pin1. |
| D001_01 11 | 20 | | D10 | 1/ 🔾 | _ | 2. PDM data in. |
| TESTMODE | 29 | 16 | D12 | I/O | - | Test Mode enable pin. |
| BOOT OPT3 | 30 |) | - | 1/0 | - | Boot option selection pin3. |
| RESETN . | 31 | 17 | E13 | 1/ 0 | | Reset pin. |
| BOOT_OPT2 | 32 | 18 | E11 | 1/0 | - | Boot option selection pin2. |
| PIF_IOVDD | 33 | 19 | C9 | P | | PIF IO Power. |
| PGPIO2 | 34 | 20 | | 1/0 | 1.00~3.30 | PIF GPIO2 (AON). |
| PGPIO3 | 35 | 21 | D8 | 1/0 | - | PIF GPIO3 (AON). |
| PGPIO4 | 36 | 22 | E9 | 1/0 | - | PIF GPIO3 (AON). |
| | | | | 1/0 | | , , |
| PGPIO5 | 37 | 23 | - | | - | PIF GPIOS (AON). |
| PGPIO6 | 38 | 24 | - CF | 9 | Crown d | PIF GPIO6 (AON). |
| PIF_IOGND | 39 | - | C5 | G | Ground | PIF IO GND. |
| DGND | 40 | - 25 | - De | <u>ا</u> | Ground | Core GND. |
| PI2C_SLV_SCK | 41 | 25 | D6 | 9 | - | PIF I2C slave clock. |
| PI2C_SLV_SDA | 42 | 26 | E7 | 1/0 | - | PIF I2C slave data. |
| DCDC_SW | 43 | 27 | - | 1/0 | - | DCDC switch control. |
| PI2C_M1_SCK | 44 | - | - | 1/0 | - | PIF I2C master1 clock. |
| PI2C_M1_SDA | 45 | - | - | 1/0 | - | PIF I2C master1 data. |
| PI2C_M0_SCK | 46 | 28 | - | I/O | - | PIF I2C master0 clock. |
| PI2C_M0_SDA | 47 | 29 | - | I/O | - | PIF I2C master0 data. |



| | DATA SHEET Preliminary V01 | | | | | | | |
|---------------------|----------------------------|-------------------|---------------------|--------|--------------|--|--|--|
| Pin name | LQFP-128 Pin no. | QFN-72 Pin no. | WLCSP-38 Pin no. | Туре | Pad | Description | | |
| I2S_WS | 48 | 30 | - | I/O | - | I2S word select. | | |
| PDM_SDI | 49 | 31 | - | I/O | - | PDM data in. | | |
| I2S_SCLK | 50 | 32 | - | I/O | - | I2S clock. | | |
| I2S_SDO | 51 | 33 | - | 1/0 | - | I2S data out. | | |
| PDM_CLK | 52 | ı | - | 1/0 | - | PDM clock. | | |
| SLDO_AVSS18 | 53 | - | - | G | Ground | SLDO GND. | | |
| SLDO_AVDD18 | 54 | 34 | E5 | Р | 1.8V | SLDO PWR. | | |
| SLDO_OUT | 55 | 35 | D4 | AO | - | SLDO 0.9V output. | | |
| UARTO_RX | 56 | - | - | 1/0 | - | UARTO RX pin. | | |
| UARTO_TX | 57 | - | - | 1/0 | - | UARTO TX pin. | | |
| DGND | 58 | - | - | G | Ground | Core GND. | | |
| PSPI_SLV_SCLK | 59 | - | - | 1/0 | - | PIF SPI slave clock. | | |
| PSPI_SLV_CS | 60 | - | - | 1/0 | - 🔾 | PIF SPI slave chip select. | | |
| PSPI_SLV_SDI | 61 | - | - | 1/0 | - 🚫 | PIF SPI slave data in. | | |
| PSPI_SLV_SDO | 62 | - | - | 1/0 | - (1) | PIF SPI slave data out. | | |
| UART1_RX | 63 64 | 36 37 | E3 E1 | 1/0 | - | UART1 RX pin. | | |
| UART1_TX | 64 | 3/ | ET | I/O | | UART1 TX pin. PIF SPI master chip | | |
| PSPI_CS0 | 65 | 38 | - | NO | 935 | select0. | | |
| PSPI_CS1 | 66 | - | | 1/0 | - < | PIF SPI master chip select1. | | |
| PSPI_CS2 | 67 | - | | VO | -< | PIF SPI master chip | | |
| | | | | | | select2. PIF SPI master chip | | |
| PSPI_CS3 | 68 | - | | 1/0 | , (0) | select3. | | |
| PSPI_SDIO0 | 69 | 39 | | 1/0 | 1) - | PIF SPI master data0. | | |
| PSPI_SDIO1 | 70 | 40 |)) - | VO | <i>))</i> - | PIF SPI master data1. | | |
| PSPI_SCLK | 71 | 41 | - - \ | 1/0 | - | PIF SPI master clock. 1. PIF SPI master data2. | | |
| PSPI_SDIO2 | 72 | 42 | - | 1/0 | - | 2. PIF I2C master1 clock. | | |
| PSPI_SDIO3 | 73 | 43 | $\langle O \rangle$ | I/O | - | PIF SPI master data3. PIF I2C master1 data. | | |
| DGND | 74 | -(- | 7/- | G | Ground | Core GND. | | |
| PGPIO7 | (75 V | - // | | I/O | - | PIF GPIO7. | | |
| PGPIO8 | 76 | 44 | D2 | I/O | - | PIF GPIO8. | | |
| PIF_IOVDD | 77 | 45 | C9 | Р | 1.8V~3.3V | PIF IO PWR. | | |
| PGPIO9 | 78 | 46 | C1 | I/O | - | PIF GPIO9. | | |
| PGPIO10 | 79 | | - | I/O | - | PIF GPIO10. | | |
| PGPIO11 | 80 |)) - | - | I/O | - | PIF GPIO11. | | |
| PGPIO12 | 81 | - | - | 1/0 | - | PIF GPIO12. | | |
| PGPIO13 | 82 | - | - | I/O | - | PIF GPIO13. | | |
| PGPIO14 | 83 | - | - | I/O | - | PIF GPIO14. | | |
| SGPIO1 | 84 | 47 | C3 | I/O | - | SIF GPIO1 (AON). | | |
| CLDO_OUT | 85 | 48 | C7 | AO | - | CLDO 0.9V output. | | |
| SEN_INT | 86 | 49 | A1 | I/O | - | Sensor Interrupt. | | |
| SGPIO0 | 87 | - | - | 1/0 | - | SIF GPIO0 (AON). | | |
| SI2C_M_SDA | 88 | 50 | B2 | 1/0 | - | SIF I2C master data. | | |
| SI2C_M_SCK | 89 | 51 | B4 | 1/0 | - | SIF I2C master clock. | | |
| SEN_XSLEEP | 90 | 52 | A3 | 1/0 | - | Sensor XSLEEP. | | |
| SEN_D7 | 91 | 53 | - | 1/0 | - | Sensor Data Bit7. | | |
| SEN_D6 | 92 | 54 | - | 1/0 | - | Sensor Data Bit6. | | |
| SEN_D5 | 93 | 55 | - | 1/0 | - Cra1 | Sensor Data Bit5. | | |
| DGND | 94 | - | - | G | Ground | Core GND. | | |
| SIF_IOVDD | 95 | - 56 | - D0 | G P | Ground | SIF IO GND. | | |
| SIF_IOVDD SEN_D4 | 96 97 | 56 57 | B8 | 1/0 | 1.8V | SIF IO PWR. | | |
| SEN_D3 | 98 | | - | 1/0 | - | Sensor Data Bit4. Sensor Data Bit3. | | |
| SEN_D3 | 90 | 58 | - | I/U | - | JEHBUI Dala DIIJ. | | |

-P.11-



| Pin name | LQFP-128 Pin no. | QFN-72 Pin no. | WLCSP-38 Pin no. | Туре | Pad | Description |
|-------------|---------------------------|-------------------|---------------------|----------|---------|---|
| SEN_D2 | 99 | 59 | - | I/O | - | Sensor Data Bit2. |
| SEN_D1 | 100 | 60 | - | I/O | - | Sensor Data Bit1. |
| SEN_D0 | 101 | 61 | A5 | 1/0 | - | Sensor Data Bit0. |
| SEN_LVALID | 102 | 62 | - | I/O | - | Sensor Line Valid. |
| SEN_FVALID | 103 | 63 | - | 1/0 | - | Sensor Frame Valid. |
| SEN_MCLK | 104 | 64 | B6 | 1/0 | - | Sensor MCLK. |
| SEN_TRIG | 105 | 65 | - | I/O | - | Sensor Trigger. |
| SEN_CSW1 | 106 | - | - | I/O | - | Sensor Content Switch1. |
| SEN_CSW0 | 107 | 66 | - | I/O | - | Sensor Content Switch0. |
| SEN_FAE | 108 | 67 | - | I/O | - | Sensor Frame Auto Exposure. |
| SEN_PCLKO | 109 | 68 | A7 | I/O | - | Sensor PCLK output. |
| SIF IOVDD | 110 | 69 | B8 | Р | 1.8V 🔷 | SIF IO PWR. |
| SLDO_OUT | 111 | 70 | - | AO | - /^ | SLDO 0.9V output. |
| DGND | 112 | - | - | G | Ground | Core GND. |
| FLASH_SI | 113 | - | A9 | I/O | | Flash SPI data in. |
| SIF_IOGND | 114 | - | B10 | G | Ground | SIF IO GND. |
| FLASH_SCLK | 115 | - | A11 | I/O | (A) | Flash SPI clock. |
| FLASH_HOLDN | 116 | - | - | 1/0 | 425)- | Flash Data Hold. |
| SIF_IOGND | 117 | - | - | G | Ground | SIF IO GND. |
| FLASH_WPN | 118 | - | 0 | NO. | '(' | Flash Write Protect. |
| FLASH_VDD | 119 | 71 | (-6) | <u>a</u> | 1.8V | Flash PWR. |
| FLASH_SO | 122 | - | B12 | 9 | (| Flash SPI data out. |
| FLASH_CSN | 123 | - | A13 | 1/0 | | Flash SPI chip select. |
| DGND | 124 | - | ((-\) | G | Ground | Core GND. |
| OTP_AVDD33 | 125 | 72 | A15 | P | 3.3V | OTP 3.3V PWR. |
| DUMMY | 120,121 126,127 128 | <u>C</u> 5 |) <u>-</u> | | DUMMY | Please let it floating. Don't connect any power or signal to dummy pin. |

Table 4.1: Pin assignment





WLCSP-38 Ball Map

| | Α | В | С | D | Е |
|----|------------|------------|-------------|--------------|--------------|
| 1 | SEN_INT | = | PGPIO9 | - | UART1_TX |
| 2 | - | SI2C M SDA | - | PGPIO8 | - |
| 3 | SEN XSLEEP | - | SGPIO1 | - | UART1 RX |
| 4 | - | SI2C_M_SCK | - | SLDO_OUT | - |
| 5 | SEN_D0 | - | PIF_IOGND | - | SLDO_AVDD18 |
| 6 | - | SEN MCLK | - | PI2C SLV SCK | - |
| 7 | SEN PCLKO | = | CLDO OUT | - | PI2C SLV SDA |
| 8 | - | SIF_IOVDD | - | PGPIO3 | - |
| 9 | FLASH_SI | - | PIF_IOVDD | - | PGPIO4 |
| 10 | - | SIF IOGND | - | BOOT OPT1 | - |
| 11 | FLASH SCLK | - | BOOT OPT0 | - | BOOT OPT2 |
| 12 | - | FLASH_SO | - | TESTMODE | - |
| 13 | FLASH_CSN | - | CLDO_AVDD18 | - | RESETN |
| 14 | - | PLL VDD18 | = | XTALOUT 24M | - |
| 15 | OTP_AVDD33 | - | CLDO_OUT | - | XTALIN_24M |

Table 4.2: WLCSP-38 ball map (Bottom view)




Figure 4.1: WLCSP-38 ball map (Bottom view)



5. Function Description

5.1 ARC EM9D DSP with FPU

5.1.1 Features

- XY multi-banked memory to improve MAC/cycle performance
- ARCv2DSP ISA adds over 100 DSP Instructions
- Support fixed point, vector and SIMD DSP processing
- Power-efficient unified 32x32 MUL/MAC unit
- 1.81 DMIPS/MHz and 4.02 CoreMark/MHz
- Includes Floating-Point Unit

5.1.2 Function description

The ARC EM9D DSP with FPU processor is optimized for DSP-intensive functions such as sensor fusion, object detection, voice detection, speech recognition and audio processing that are common in loT and other embedded applications. Typical "always-on" applications such as those in the loT market need low power consumption, optimized device performance and extended battery life.

The Floating-Point Unit provides hardware accelerated floating point calculation. The FPU becomes an integrated part of ARC EM9D execution pipeline with fully dependency checking and operand bypass capabilities. It supports single-precision operations only.



Himax

5.2 Image accelerators

5.2.1 Features

- Motion detection with de-noise pre-processing
- Crop function to select Region of Interest
- 2x2 down-scaling in vertical and horizontal
- 5x5 low pass filter or demosaic for Bayer image
- RGB to YUV converter
- JPEG encode and decode
- Histogram of Oriented Gradients extraction
- Programmable down-scaling

5.2.2 Function description

The image hardware accelerators provide image pre-processing function, and most used functions in feature extraction of Computer Vision algorithm. It can off-load ARC EM9D DSP and achieve higher "Vision" performance with low power consumption.

The Datapath flow control provides individual accelerator enable/disable control and various Datapath routing setting by programming. It includes DMA engines to transfer processed image data into system memory or get system memory data for hardware processing.




Figure 5.1: Image accelerators block diagram

Himax

5.3 Security

5.3.1 Features

- Secure boot
- Secure On-The-Air firmware update
- Secure meta data output over Transport Layer Security
- Secure key storage in OTP
- Support AES-128, SHA-256

5.3.2 Function description

HX6537-A provides complete security solution including signature authentication for the running firmware, firmware update and encrypted meta data output over TLS.

Secure boot is to prevent the loading of malicious or unauthorized firmware on the HX6537-A. Secure OTA provides the basis for secure firmware update, and validate by digital signature. Secure meta data output is to encrypt the output data over TLS to avoid eavesdropping.

5.3.3 Secure boot

The secure boot provides a secure foundation for customer firmware. HX6537-A embedded a secure boot rom to provides authentication, decryption, integrity validation, version and project-id checking and code protection for customer firmware on installation and boot/reset. Secure boot is configurable leveraging OTP to direct the secure boot loader based on the customer security requirements.

The secure boot flow chart is as below:




Figure 5.2: Secure boot flow



5.3.4 Secure OTA

The secure OTA is executed in HX6537-A firmware and loader. The secure OTA uploader provides the authentication, decryption, integrity validation, firmware version and project-id checking for customer firmware before upgrade firmware to flash memory. Customers can update firmware securely as directed via the security policy configuration in OTP.

The secure OTA flow chart is as below:




Figure 5.3: Secure OTA flow

5.3.5 Secure meta data output

The secure meta data output is using dynamic key communicating with Host processor over TLS. HX6537-A provides three TLS cipher suites which are:

- TLS_RSA_WITH_AES_128_GCM_SHA256
- TLS_ECDHE_ECDSA_WITH_AES_128_GCM_SHA256
- TLS ECDHE RSA WITH AES 128 GCM SHA256

5.4 Power management

5.4.1 Features

- Power management Active, Standby, Sleep and Shutdown modes
- Hardware power management when EM9D DSP is power is not active

5.4.2 Function description

HX6537-A supports a variety of power control features to achieve the best compromise between low-power consumption, short startup time and available wakeup sources.

The Power Management Unit is a hardware state machine that controls HX6537-A internal power domain switches on/off for power modes transitions. PMU supports various wake-up sources including external interrupts or internal timers interrupt for periodic wake-up in "always-on" applications.

5.4.3 Active mode

In active mode, the EM9D and all peripherals are powered up, clocks are active. EM9D can execute instructions to access selected peripherals for applications.

5.4.4 Standby mode

In standby mode, the EM9D is powered up, but clocks to EM9D are not active. Once system interrupt happens, the gated EM9D clock will be released immediately. EM9D become active and begin instruction execution process. For further information, see the *ARCv2 ISA Programmer's Reference*.

5.4.5 Sleep mode

In sleep mode, EM9D is powered off, but EM9D local memories are in power retention state. When an interrupt triggers wake-up event, PMU will transit power mode to active mode. The startup time is short because all instruction and data is kept in local memory in sleep mode. There is no re-load programming and re-booting latency.

5.4.6 Shutdown mode

In shutdown mode, the main power is removed except PMU block. When an interrupt triggers wake-up event, PMU will transit power mode to active mode. EM9D will re-load program from Flash memory and re-booting before execute instruction.

6. Electrical Characteristics

6.1 Absolute maximum ratings

| Darameter | Cymbol | | Unit | | |
|--|---|--------------|-------|-------|------|
| Parameter | Symbol | Min. | Тур. | Max. | Onit |
| Supply voltage | ADC_AVDD18 PLL_VDD18 CLDO_AVDD18 POR_AVDD18 SLDO_AVDD18 SIF_IOVDD FLASH_VDD | -0.5 | - | 2.16 | V |
| | PIF_IOVDD | -0.5 | - ^ | 3.96 | V |
| | OTP_AVDD33 | -0.5 | - ~ ~ | 3.96 | V |
| CMOS/TTL input voltage V _{IN} | | -0.5 - IOVDD | | V | |
| CMOS/TTL output voltage | V_{OUT} | -0.5 | | IOVDD | V |
| Storage temperature | T_{STG} | -40 | Z(\) | 125 | °C |

Note: (1) Device will probably be damaged permanently in case that the stresses are over the absolute maximum ratings listed above.

6.2 Recommended operating conditions

| Parameter | Symbol | | Unit | | |
|-----------------------|---|------|------------|------|------------|
| Parameter | Symbol | Min. | Typ. | Max. | Offic |
| Supply voltage | ADC_AVDD18 PLL_VDD18 CLDO_AVDD18 POR_AVDD18 SLDO_AVDD18 SIF_IOVDD FLASH_VDD | 21.7 | 1.8 | 1.9 | > |
| | PIF_IOVDD | 1.7 | 1.8 3.3 | 3.5 | V |
| Q_{Λ} | OTP_AVDD33 | 3.1 | 3.3 | 3.5 | V |
| Operating temperature | TA | -10 | 25 | 85 | $^{\circ}$ |
| Junction temperature | | - | - | 90 | °C |



6.3 DC electrical characteristics

6.3.1 GPIO

| Parameter | Symbol | Condition | | Unit | | |
|---------------------------|----------|-----------------------|----------|------|----------|-------|
| Parameter | Syllibol | Condition | Min. | Typ. | Max. | Offic |
| High level input voltage | V_{IH} | • | 0.7IOVDD | • | - | V |
| Low level input voltage | V_{IL} | - | - | - | 0.3IOVDD | V |
| High level output voltage | V_{OH} | I _{OH} =-2mA | 0.8IOVDD | - | - | V |
| Low level output voltage | V_{OL} | I _{OL} =2mA | - | - | 0.3IOVDD | V |



6.4 AC electrical characteristics

6.4.1 I²C Interface

| Doromotor | Symbol | Condition | | Spec. | | Unit |
|--|---------------------|----------------|------|----------------|------|------|
| Parameter | Symbol | Condition | Min. | Тур. | Max. | |
| | | Standard mode | 0 | 1 | 100 | kHz |
| SCL clock frequency ⁽¹⁾ | f_{SCL} | Fast mode | 0 | - | 400 | kHz |
| , , | | Fast mode plus | 0 | - | 1 | MHz |
| | | Standard mode | - | - | 300 | ns |
| Fall time ⁽²⁾ | t_f | Fast mode | - | - ^ | 300 | ns |
| | | Fast mode plus | | - | 120 | ns |
| | t _{LOW} | Standard mode | 4.7 | - | - | μS |
| LOW period of SCL clock ⁽²⁾ | | Fast mode | 1.3 | 06// | - | μS |
| | | Fast mode plus | 0.5 | V/(-/ (Q | - | μS |
| | t _{нібн} | Standard mode | 4.0 | - - | - | μS |
| HIGH period of SCL clock(2) | | Fast mode | 0.6 | | - | μS |
| | | Fast mode plus | 0.26 | - | - | μS |
| | | Standard mode | 0 | - | - | μS |
| Data hold time ⁽²⁾ | $t_{HD;DAT}$ | Fast mode | | - (| - | μS |
| | , | Fast mode plus | 0 | | - | μS |
| | | Standard mode | 250 | | - | ns |
| Data setup time ⁽²⁾ | $T_{\text{SU;DAT}}$ | Fast mode | 100 | 4()-) | - | ns |
| | | Fast mode plus | 50 | <u> </u> | - | ns |

Note: (1) Guaranteed by characterization results. Not tested in production.

(2) Based on simulated values. Not tested in production.




Figure 6.1: I²C timing

Himax

6.4.2 SPI interface

SPI master

| Parameter | Symbol | Condition | Spec. | | | Unit |
|--------------------------------|----------------------|-----------|-------|------|-------|------|
| Parameter Symbol | Condition | Min. | Тур. | Max. | Ollit | |
| SCK Clock cycle time(1) | T _{cv(clk)} | - | 20 | - | - | ns |
| Data setup time ⁽²⁾ | t _{DS} | - | 0 | - | • | ns |
| Data hold time ⁽²⁾ | t _{DH} | - | 0 | - | • | ns |
| Data output valid time(2) | t _{v(Q)} | - | 0 | - | 5 | ns |

Note: (1) Guaranteed by characterization results. Not tested in production.

(2) Based on simulated values. Not tested in production.

SPI slave

| Doromotor | Cymbol | Condition | Spec. | | | Unit |
|-------------------------------------|----------------------|-----------|-------|------------|------|-------|
| Parameter | Symbol | Condition | Min. | Тур. | Max. | Ollit |
| SCK clock cycle time ⁽¹⁾ | T _{cy(clk)} | - | 20 | V - | - | ns |
| Data setup time ⁽²⁾ | t _{DS} | - | . 702 | - | - | ns |
| Data hold time ⁽²⁾ | t _{DH} | - | 0 | - (| - | ns |
| Data output valid time(2) | t _{v(Q)} | - | 5 | 7 | 12 | ns |

Note: (1) Guaranteed by characterization results. Not tested in production.

(2) Based on simulated values. Not tested in production.




Figure 6.2: SPI master timing






Figure 6.3: SPI slave timing



6.4.3 I2S RX/TX master interface AC characteristics

| Do no moston | Comple of | Condition | Spec. | | | 11 |
|---------------------------------------|--------------------|-----------|-------|------|------|------|
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| Pulse width HIGH ⁽¹⁾ | t₩H | - | 163 | - | 1302 | ns |
| Pulse width LOW ⁽¹⁾ | t _W ∟ | - | 163 | - | 1302 | ns |
| Data output valid time ⁽²⁾ | $t_{v(Q)}$ | - | - | - | 10 | ns |
| Data input setup time ⁽²⁾ | t _{su(D)} | - | 30 | - | - | ns |
| Data input hold time ⁽²⁾ | t _{h(D)} | - | 0 | - | - | ns |

Note: (1) Guaranteed by characterization results. Not tested in production.

(2) Based on simulated values. Not tested in production.




Figure 6.4: I²S RX/TX master timing

6.4.4 PDM RX Interface AC characteristics(1)

| Downwater | Compleal | Condition | Spec. | | | l lm!4 |
|--|------------------|-----------|-------|------|------|--------|
| Parameter | Symbol | Condition | Min. | Тур. | Max. | Unit |
| PDM clock ⁽¹⁾ | T _{CLK} | - | 326 | • | 2604 | ns |
| Data input setup time (R) ⁽²⁾ | T_REN | - | 30 | - | - | ns |
| Data input hold time (R)(2) | T_{RDIS} | - | 5 | - | 23 | ns |
| Data input setup time (L) ⁽²⁾ | T_LEN | - | 30 | - | - | ns |
| Data input hold time (L) ⁽²⁾ | T_{LDIS} | - | 5 | - | 23 | ns |

Note: (1) Guaranteed by characterization results. Not tested in production.

(2) Based on simulated values. Not tested in production.




Figure 6.5: PDM Rx timing

6.4.5 Image sensor interface AC characteristics(1)

| Parameter | Symbol | Condition | | Spec. | | Unit |
|--------------------------------------|--------------------|----------------|------|-------|------|------|
| Parameter | Symbol | Condition | Min. | Тур. | Max. | Oiii |
| PCLKO clock frequency ⁽¹⁾ | / F _{CLK} | \wedge ((-)) | • | - | 75 | MHz |
| Data input setup time ⁽²⁾ | Tsu | | 2 | - | - | ns |
| Data input hold time ⁽²⁾ | T _{HD} | | 4 | - | - | ns |

Note: (1) Guaranteed by characterization results. Not tested in production.

(2) Based on simulated values. Not tested in production.




Figure 6.6: Image sensor interface timing



6.4.6 12-bit ADC characteristics(1)

| Downwater | Comple ed | O | Spec. | | | l linit |
|----------------------------|------------------|-----------|-------|-------------------|------|---------|
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| Analog power supply | V_{DDA} | - | 1.7 | - | 1.9 | V |
| Positive reference voltage | V_{REF} | - | 0.95 | - | 1.05 | V |
| Negative reference voltage | V_{REF} | - | | V_{ADC_AVSS18} | | V |
| Analog input voltage | V_{ADCIN} | - | 0 | - | 1 | V |
| ADC clock frequency | F _{ADC} | - | - | - | 1 | MHz |
| Sampling rate | Fs | - | - | - | 1 | MSPS |


Note: (1) Guaranteed by characterization results. Not tested in production.






7. Package Outline Dimension


7.1 WLCSP-38



7.2 LQFP-128







| Symbol | Min | Nom | Max | | | |
|----------|----------|----------|-------|--|--|--|
| А | _ | _ | 1.60 | | | |
| A1 | 0.05 | 0.10 | 0.15 | | | |
| A2 | 1.35 | 1.40 | 1.45 | | | |
| b | 0.13 | 0.18 | 0.23 | | | |
| D | 15.85 | 16.00 | 16.15 | | | |
| D1 | 13.90 | 14.00 | 14.10 | | | |
| E | 15.85 | 16.00 | 16.15 | | | |
| LE1 | 13.90 | 14.00 | 14.10 | | | |
| е | C | 0.40 BSC | | | | |
| | 0.45 | 0.60 | 0.75 | | | |
| L1 | 1.00 REF | | | | | |
| θ | 0° | 3.5° | 7° | | | |

UNIT: MM




NOTE :

- 1. TO BE DETERMINED AT SEATING PLANE -C- .
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- 3. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION.
 DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.
- 4. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- 5. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. REFERENCE DOCUMENT : JEDEC MS-026.






7.3 QFN-72



| SYMB | OLS | MIN. | NOM. | MAX. | |
|------------------|------|------|---------|------|--|
| А | | - | - | 0.90 | |
| А | 1 | 0.00 | 0.02 | 0.05 | |
| A. | 3 | 0. | .203 RE | F. | |
| þ. | 1 | 0.13 | 0.18 | 0.23 | |
| ь2 | 2 | 0.15 | 0.20 | 0.25 | |
| b3 | 3 | 0.17 | 0.22 | 0.27 | |
| b≠ | 1 | 0.20 | 0.25 | 0.30 | |
| D | | 7.90 | 8.00 | 8.10 | |
| Е | | 7.90 | 8.00 | 8.10 | |
| е | | 0.30 | 0.40 | 0.50 | |
| L | | 0.30 | 0.40 | 0.50 | |
| L. | 1 | 0.25 | 0.35 | 0.45 | |
| К | | 0.20 | - | - | |
| Exposed pad size | | | | | |
| 1 /5 | | D2 | E2 | | |
| L/F | MIN. | MAX. | MIN. | MAX. | |
| 1 | 6.40 | 7.00 | 6.40 | 7.00 | |





8. Ordering Information

| Part no. | Package | Application | Description |
|----------------|----------|-------------|-------------|
| HX6537-A01TWA | WLCSP-38 | NB | No Flash |
| HX6537-A02TLBG | LQFP-128 | AloT | 1 MB Flash |
| HX6537-A04TLDG | LQFP-128 | AloT | 2 MB Flash |
| HX6537-A08TDHG | QFN-72 | AloT | 1 MB Flash |
| HX6537-A09TDIG | QFN-72 | AloT | 2 MB Flash |

