

SEPTEMBER 2013						
M	T	W	T	F	S	S
30					1	
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

CO

Digital Computer Organization

219-146 • WK 32


AUGUST

WEDNESDAY

07

In this course, we will try to find out that what are the resources available in a computer; specifically the H/W resources and how those resources are interconnected, or how the data paths, that go from one resource to another resource to complete a particular task.

11.1 High level view of computer



So, whenever a prog is to be executed, that prog remains in the application s/w level. Now as the prog is to be executed, then it is the OS which

gives an interface between the application s/w and the h/w resources of the computer. So, Basic job of the OS, which is in between the application s/w and the H/W, is to manage the H/W resources, so that, the same H/W resource can be used by one or more application level s/w's at the same time. In our course we will concentrate on the H/W resources, we will not talk much about the OS or application s/w.

11.2 What are the H/W resources that we will need in computer?

Let us take a very very simple s/w

example —

```
int a,b,c;
scanf ("%d %d", &a, &b);
c = a+b;
printf ("%d", c);
```

now you know computer is not capable of executing this high level language prog. So, we have to compile the prog

SEPTEMBER

OCTOBER

NOVEMBER

2013

08

WK 32 • 220-145

THURSDAY

AUGUST

JULY 2013

S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

and generate executable code and only the executable code can be executed by the computer.

Let us try to convert this piece of code into assembly level code →

```

11 int a, b, c;
12 Scanf ("%d %d", &a, &b);
13 C = a+b;
14 printf ("%d", c);
  
```

IN PORTA }
 STA A } → (store)
 IN PORTA }
 STA B } → (store)
 ▶ LDAA → (load)
 ADM B → (Add memory)
 STAC → (store) so the content of
 OUT PORTB. the memory location
 B has to be added with A.

And we assume after addition the result will be available at Acc → accumulator.

These lines of codes in assembly level language points to the resources which are needed in the CPU

of a computer or in a computer system as a whole.

The first line → **IN PORTA** → for this in operation the data is read from port A and it is saved in the ACCUMULATOR. i.e. the CPU of the computer must have a register called an **ACCUMULATOR**.

The second line → **STA A** → similarly we are saving the data to a memory location which is allocated to this variable A. So, which again tells we have to have some **memory associated** with the computer. and along with this register in this particular case it is ACCUMULATOR and the memory unit, we also have

SEPTEMBER 2013						
M	T	W	T	F	S	S
30				1		
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29


AUGUST
FRIDAY

09

221-144 • WK 32

some I/P, O/P devices. Because you find that the values of the variables are input from a port, similarly the O/P of C is output to another port. So, as a whole in a computer we must have a CPU - which executes the program, we must have atleast one register (later we will see 1 register may not be sufficient) - accumulator which is a special purpose register, and we also have to have some I/P-O/P devices.

So, in a high level view →



Now the connections between the CPU to memory is shown as bidirectional.

Because, the data may come from the memory to CPU, in case of reading a value from

memory location, the data may also move from the CPU to memory, in the case of writing a data from the CPU to memory location. Similarly, if you want to read from an I/P device, then the data moves from the I/P device to the CPU, and if you want to write a data to the O/P device - the data moves from CPU to the O/P device.

To have an overview about the components of the CPU or the resources available to CPU, let us go back to the programming example.

Now we know, initially the data is read from I/P device ~~on~~ on PORTA and saved in ACCUMULATOR — so this is one of the registers.

10

WK 32 • 222-143

SATURDAY

AUGUST

JULY 2013

S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30	31			

And next operation we have performed is — from the ACCUMULATOR we have written the data to a memory location A — allocated to the variable A.

Likewise the next operation data is read from PORTA and it goes to the ACCUMULATOR, then again from the ACCUMULATOR the data is written to register B. Now, we have to perform these write back operations to the memory because we have assumed that we have only a single special purpose register in the CPU till now. Let us see what advantage we have if we have more than one register. So, in addition to the ACCUMULATOR if we assume that there is one more register — let us name the Register — R1. Then —

IN PORTA

MOV R1, ACC → the data is moved from Acc to the Register R1, R1 is an additional register within the CPU.

NOW when our value of A is stored in R1 then we dont need to move the value of B from the Acc. So, what will happen —

IN PORTA

MOV R1, Acc

IN PORTA
ADD R1

Because the value of B is already available in the Acc which is done by this 2nd I/P statement. The instruction count is reduced by having one more register in CPU.

2013

SEPTEMBER 2013						
M	T	W	T	F	S	S
30					1	
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

AUGUST
MONDAY

12
224-141 • WK 33

2nd advantage is that we don't need to move the data from CPU to memory but we are just moving it from Acc to R1. Acc and R1 both are situated in CPU. So, it is taking ^{much} less time.

3rd Advantage is that if we don't want to use the value of C in some other place then we can discard the line STAC. Because ADD R1 ~~results~~ the O/P in the Acc itself. So, the code will be -

IN PORTA

MOV R1, ACC


IN PORTA

ADD R1

OUT PORTB

which is more efficient than the previous code.

- Now, we have two different operations for addition.
- Previously it was ADMB and then ADDR1. So, this particular unit which will perform the addition operation on the logical operation is called ALU (Arithmetic Logical Unit).
- So, In a CPU we must have an ALU, an Acc, some more registers or general purpose registers for storage of the data.



[The no of general purpose registers can be increased. So, we can write more efficient progs. But it must have a limit]

- Let us take the programming Example again. On this prog when an instruction is executed, the CPU must know

13

TUESDAY

AUGUST

WK 33 • 225-140

JULY 2013

S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30	31			

which is the next instruction to be executed. Now how these instructions are stored in the memory? Each of the instruction will be converted to a m/c. language code which is a binary number, sometimes it is represented as a hexadecimal number. Those instructions will be read or m/c level instructions will be read from the memory, then the instructions will be decoded and corresponding action will be taken.

Once a particular instruction will be executed, then the next instruction has to be executed. So, I must have a resource which acts as a pointer to the next instruction, ~~so~~ I must execute. So, that particular resource in the CPU is called a PROGRAM COUNTER.
 3. I may need some more registers. Say for example, when you execute a program and if you write a structured program, in that case you may find for execution of a particular task, you have to call a function. So, that function can be written as the module of a s/w. And when you call any particular function, all the previous intermediate results must be saved somewhere. Similarly, if I call a function in that case the previous PC value has to be saved somewhere because whenever I call a function the PC is loaded with the first address of the first instruction of the called function. So, the previous value of PC must be saved, so that when execution of a particular function is complete and I come back to the calling function I must able to

SEPTEMBER 2013						
M	T	W	T	F	S	S
30			1			
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

30

AUGUST
WEDNESDAY

14
226-139 • WK 33

24/30

restore the value of PC to complete the whole execution.

So, to save all these informations I must have some space. These informations are stored in some memory location known as STACKS and the addresses of those stacks are given by another registers — STACK POINTER (SP)

NOW WE CAN SAY CPU IS LIKE THIS →



Now another important part of the computer is instruction interpretation. Before execution of the instruction the CPU must know that what that instruction is supposed to perform, i.e. the CPU has to decode the instruction then the OPCODE — the code of the instruction which is the m/c level code has to be read from the memory and it is put in another register in the CPU — called Instruction register (IR).

NOW from this IR the instruction goes to an Instruction Decoder — which decodes the instruction and after that only the CPU knows what this instruction is supposed to do.

Let us take a very simple example →

MOV R1, R2

R1 ← R2

job of this instruction is ~~to~~ to move the content of a general purpose register R2 to another general purpose register R1.

2013

15

THURSDAY

AUGUST


WK 33 • 227-138

JULY 2013

S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30	31			

For performing this particular operation this register R1 must have a control input called load or latch and R2 must have a control input called output enable. So, when this O/P enable of register R2 is active that data from register R2 is ready to be transferred to some other destination and when you make the latch or load input of R1 active — R1 is ready to take any available input.

So, for performing this particular operation I have to activate the O/P of R2 and at the same time I have to activate the Load I/P of R1. These two are called the control signals. ~~These~~ So, all these registers will have different such control ~~signals~~ and these control signals are to be generated in proper way so that the specified task can be executed. So, In CPU we must have another unit known as timing and control unit.



SEPTEMBER 2013

M	T	W	T	F	S	S
30				1		
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

AUGUST
FRIDAY

16

228-137 • WK 33

So, this timing and control unit generates all the control signals in a proper sequence so, that a specified task can be executed.

After taking the instruction from the IR, the decoder decodes the instruction and gives some signals to the timing and control unit so, that it could generate all the control signals in a proper sequence to execute the specified task.

So, there are various such control signals, which are generated by timing and control unit and these control signals are distributed to all other units in the CPU.

Now, in many cases you find that you have some special instructions or jump instructions — used to decide that whether to take a jump to some other instruction or whether to call a subroutine — these decisions depends upon the result of computation. Say for example we give one instruction like jump with carry. So, after doing some arithmetic or logical operation if a carry is generated in that case the next instruction to be executed is taken from some function or some other location in the same program. It is not the immediate next instruction which comes after jump. So, we have to have some unit or resource in the CPU which can save the status of the CPU — or what is the nature of the O/P after execution of any arithmetic logic unit.

These resources are called flags — saves the

2013

17


SATURDAY
AUGUST

WK 33 • 229-136

JULY 2013

S	M	T	W	T	F	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

the status of execution of some arithmetic or logical operations. These also sometimes known as Processor Status Word.




Now these are the resources that we need in a CPU for execution of any particular task.

In addition to the resources we also must have some agent which can move the data from one resource to another resource. So, I have to have a data path, using which the data can be moved from resource to resource.

18

WEEK 33 • 230-135



2013


SEPTEMBER 2013						
M	T	W	T	F	S	S
30			5	6	7	8
2	3	4	11	12	13	14
9	10	17	18	19	20	21
16	17	23	24	25	26	27
23	24	25	26	27	28	29

AUGUST
MONDAY

19

231-134 • WK 34

- Now coming back to this ALU, it needs two inputs for operations in most of the cases. So, one of the I/P to ALU comes from the ACC, and the other I/P to the ALU comes from Data Register (DR). This DR should also have a connection to the Data path.



- Now next part which comes is that once we have this internal architecture of CPU and if I take this CPU as a Block, then what I have to see is how this CPU has to be interfaced with the external Memory and I/O devices.

For that some of the interfacing signals which are taken out of the CPU. So, if we represent this CPU by a single block it will have a no of pins using which we can interface the CPU with external

20

TUESDAY
AUGUST


WK 34 • 232-133

JULY 2013

S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30	31			

memory and I/O devices. A set of such pins are called the Address Lines or Address Bus, another is called Data Lines or Data Bus. And we have some more pins which actually generates the control signals known as CONTROL BUS.

11



Here you find that I have put these address lines as unidirectional whereas the data lines as bidirectional. Reason is — whenever the CPU wants to read something from any memory location, it is the responsibility of the CPU to specify the Address of the memory location from where the CPU wants to read the data. Same case for writing also. for I/O devices we can understand. Same logic works.

For data lines it ~~should~~ be bidirectional because sometimes we read data from memory or I/O device to CPU and sometimes we write data to memory or I/O device from CPU.

SEPTEMBER 2013						
M	T	W	T	F	S	S
30			1			
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

AUGUST

WEDNESDAY

21

233-132 • WK 34

Now, coming to the control lines that we would like to have in case of CPU's control signal generation. You find that we have two basic operations that have to be performed with the memory or with the I/O devices ~~storage~~ — Read & Write.

Now, to identify what kind of operation is to be performed whether it is READ operation or Write operation, the CPU has to generate control signals. For Read the signal generated is RD. In most of the cases it ~~is~~ comes in '¹'ve logic $\rightarrow \overline{RD}$. For Write $\rightarrow \overline{WR}$.

Here if read line is low, ^{or read} the control signal generated by CPU is low in that case CPU wants to perform a read operation.

If the write bar line is low, means CPU wants to perform a write operation.

Obviously both \overline{RD} & \overline{WR} cannot be low simultaneously because in that case what operation is to be performed will not be defined. So, which one among these two signal is to be low will be decided by the CPU and it depends upon the instruction i.e. going to be executed.

So, as we have said that in case of CPU we have a timing and control unit which will generate the corresponding control signals after it gets an info from the decoder.

22

WK 34 • 234-131

THURSDAY

AUGUST

JULY 2013

S	M	T	W	T	F	S
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30	31			

Now, coming to the Memory, we know that we have various kinds of Memory — cache, Primary, Secondary memory. So, this memory is actually a hierarchy of different types of Memory.

Fastest speed

CACHE MEMORY

smallest size

medium speed

MAIN MEMORY

medium size

Slowest speed

SECONDARY MEMORY

highest FLOPPY
size HARD
COMPACT } disc.
MAGNETIC TAPE .

whenever CPU wants to access something it first tries to find it in the Cache memory. If it is not available in the Cache memory then CPU tries to find it out in Main Memory.

Now this Cache memory and main memory both are directly accessed by CPU. But the CPU does not have the direct access to the secondary memory. If the data is neither available in Cache memory nor in the main memory then data has to be read from the secondary memory and then it has to be put in main memory or Cache memory and then only the CPU can access it.

SEPTEMBER 2013

M	T	W	T	F	S	S
30				1		
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

60

AUGUST

FRIDAY

23

235-130 • WK 34

Now, sizewise the cache memory is the smallest among all of them. But it is fastest—just like you already know about the memory hierarchy.

So, we find the nature of access of these different kinds of memory are very much different. because the CPU has direct access over the cache or main memory. So, from these two memories the data can be accessed or written byte by byte. Whereas for secondary memory it is accessed or written as a block.