MIPS Reference Data

1	

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	THE TO Reference Data									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$										
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	NAME MNEMO		N (in Vanila a)	/ FUNCT						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			•							
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$										
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	e		` ′	0 / 21 _{hex}						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	[][][=	0 / 24 _{hex}						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-							
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		if(R[rs]==R[rt])		4 _{hex}						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Branch On Not Equal		hAddr (4)	5 _{hex}						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Jump	J PC=JumpAddr	(5)	2_{hex}						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Jump And Link	J R[31]=PC+8;PC=	JumpAddr (5)							
Load Byte Onsigned 150	Jump Register	R PC=R[rs]		0 / 08 _{hex}						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Load Byte Unsigned			24 _{hex}						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				$25_{ m hex}$						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Load Linked	I R[rt] = M[R[rs] + S	ignExtImm] (2,7)							
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Load Upper Imm.	$R[rt] = \{imm, 16'\}$	00}	f_{hex}						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Load Word	I R[rt] = M[R[rs] + S	ignExtImm] (2)	11011						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Nor	$R[rd] = \sim (R[rs] \mid 1)$	t[rt])	0 / 27 _{hex}						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Or		=	$0/25_{hex}$						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Or Immediate									
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Set Less Than	R[rd] = (R[rs] < R	[rt]) ? 1 : 0	0 / 2a _{hex}						
Unsigned sttiu I $?$ 1:0 $(2,6)$ 0 he Set Less Than Unsig. sltu R R[rd] = (R[rs] < R[rt])? 1:0				a_{hex}						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Unsigned	?1:0	(2,6)							
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	· ·			11071						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				0 / 00 _{hex}						
Store Conditional sc I $\frac{R[rt](7:0)}{R[rt] = (atomic)? 1:0}$ (2) $\frac{20 \text{ fb}}{20 \text{ fb}}$ Store Halfword sh I $\frac{M[R[rs] + \text{SignExtImm}] = R[rt]}{R[rt] = (atomic)? 1:0}$ (2,7) $\frac{38 \text{ fb}}{20 \text{ fb}}$ Store Word sw I $\frac{M[R[rs] + \text{SignExtImm}](15:0)}{R[rt](15:0)} = \frac{20 \text{ fb}}{R[rt]}$ (2) $\frac{20 \text{ fb}}{20 \text{ fb}}$ Subtract sub R $\frac{R[rt] = R[rt]}{R[rt]}$ (1) $\frac{0}{22}$	Shift Right Logical			$0 / 02_{hex}$						
Store Conditional Sc I $R[rt] = (atomic)? 1:0$ (2,7) Store Halfword Sh I $R[rt] = (atomic)? 1:0$ (2,7) Store Halfword Sh I $R[rt] = (atomic)? 1:0$ (2) $R[rt] = (atomic)? 1:0$ (2) $R[rt] = (atomic)? 1:0$ (2) Store Word Sw I $R[rt] = R[rt] = R[rt]$ (2) $R[rt] = R[rt]$ Subtract Sub R $R[rt] = R[rt] = R[rt]$ (1) $R[rt] = R[rt]$ (2) $R[rt] = R[rt]$ (2) $R[rt] = R[rt]$ (3) $R[rt] = R[rt]$ (1) $R[rt] = R[rt]$ (2) $R[rt] = R[rt]$ (3) $R[rt] = R[rt]$ (4) $R[rt] = R[rt]$ (5) $R[rt] = R[rt]$ (1) $R[rt] = R[rt]$	Store Byte		R[rt](7:0) (2)	28 _{hex}						
Store Harrword Sn I $R[rt](15:0)$ (2) $R[rt](15:0)$ (2) Store Word Sw I $M[R[rs]+SignExtImm] = R[rt]$ (2) $2b_{hv}$ Subtract Sub R $R[rd] = R[rs] - R[rt]$ (1) $0/22$	Store Conditional	R[rt] = (a	tomic) ? 1 : 0 (2,7)	38 _{hex}						
Subtract sub $R R[rd] = R[rs] - R[rt]$ (1) $0/22$		1	R[rt](15:0) (2)	29 _{hex}						
Subtract Unsigned subu R $R[rd] = R[rs] - R[rt]$ 0 / 23			- ' '							
(1) 3.5	Subtract Unsigned									
(1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{Ib'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic.		2'b0 } comp.)								

BASIC INSTRUCTION FORMATS

R	opcode	rs	rs rt rd shamt						
	31 26	25 21	20 16	15 11	15 11 10 6 5				
I opcode rs rt immedia				immediate	9				
	31 26	25 21	20 16	15		0			
J opcode address									
	21 26	25				0			

ATTITUDE TO COL	IL III	,,,,		OLCODE
				/ FMT /FT
		FOR-	-	/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
Double			${F[ft],F[ft+1]}$	
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare Double	c.x.d*	FR	$FPcond = (\{F[fs], F[fs+1]\} op \{F[ft], F[ft+1]\}) ? 1 : 0$	11/11//y
	r 1 a) (on ic	$\{F[H], F[H+1]\}\}$? 1. 0 ==, <, or <=) (y is 32, 3c, or 3e)	
	div.s		F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	arv.s		$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} /$	11/10//3
Double	div.d	FR	{F[ft],F[ft+1]}	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply		FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11/ /2
Double	mul.d	FK	{F[ft],F[ft+1]}	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double	bab.a		$\{F[ft],F[ft+1]\}$	
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double		-	F[rt+1]=M[R[rs]+SignExtImm+4]	0 1 1 110
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control		R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0//-18
Multiply Unsigned	multu	R	$\{Hi, Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt	0//-3
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double	SUCT	1	M[R[rs]+SignExtImm+4] = F[rt+1]	Ju//

OPCODE

FLOATING-POINT INSTRUCTION FORMATS

ARITHMETIC CORE INSTRUCTION SET

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		e	
	31 26	25 21	20 16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	l bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

41	SILN NA	AIVIE, NOIVIE	LIN, USE, CALL CONVENTION				
	NAME NUMBER		USE	PRESERVEDACROSS			
	IVAMIL	NOMBLK	CSL	A CALL?			
Ī	\$zero	0	The Constant Value 0	N.A.			
Ī	Sat	1	Assembler Temporary	No			
Ī	\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No			
ł	\$a0-\$a3	4-7	Arguments	No			
İ	\$t0-\$t7	8-15	Temporaries	No			
İ	\$s0-\$s7	16-23	Saved Temporaries	Yes			
İ	\$t8-\$t9	24-25	Temporaries	No			
İ	\$k0-\$k1	26-27	Reserved for OS Kernel	No			
İ	\$gp	28	Global Pointer	Yes			
Ī	Ssp	29	Stack Pointer	Yes			
İ	\$fp	30	Frame Pointer	Yes			
İ	\$ra	31	Return Address	No			

(3) OPCODES, BASE CONVERSION, ASCII SYMBOLS MIPS (1) MIPS (2) MIPS Hexa- ASCII Hexa- ASCII Deci-Decimal deci- Charopcode Binary funct funct deci- Charmal (31:26) (5:0)(5:0)mal acter mal acter 00.0000 0 NUL 40 add.f $\mathrm{sub}f$ 00 0001 SOH 65 41 srl mul.f00.0010 STX 66 42 В C 00 0011 jal sra div. ETX 67 43 00 0100 EOT 68 D bea sllv sart. 00 0101 ENQ 69 45 Е bne abs. 00 0110 ACK 70 46 blez mov. 00.0111 BEL 71 47 G bgtz srav neg.faddi 00 1000 BS 48 Н 9 addiu ialr 00 1001 HT 73 49 74 00 1010 10 slti movz a LF 4a 75 00 1011 b VT K sltiu movn 00 1100 andi 00 1101 d CR 4d M ori trunc.w.f 78 79 xori ceil.w.f 00 1110 14 SO 4e N O floor.wf 00 1111 4f lui 15 SI DLE 80 mfhi 01 0000 16 10 50 (2) 01 0001 81 51 O mthi 17 11 DC1 01 0010 Ŕ mflo DC2 movz.f 01 0011 13 DC3 83 53 mtlo movn.f 01 0100 20 14 DC4 84 54 55 01 0101 15 NAK 85 U V 56 01 0110 22 16 SYN 86 01 0111 ETB W CAN mult 01 1001 19 89 59 multu EM div 01 1010 26 27 **SUB** 90 91 divu 01 1011 1b **ESC** 5b 01 1100 28 1c FS 92 29 GS 93 5d 01 1101 1d 30 RS 94 01 1110 5e 1e 95 US 10 0000 20 96 60 Space lh addu 10 0001 33 21 97 61 98 lwl sub 10 0010 34 22 62 b 23 99 1w subu 10 0011 63 24 36 100 64 d and cvt.w.f 10 0100 10 0101 25 101 65 lhu or 10 0110 38 26 102 lwr xor & 10 0111 39 27 103 67 10 1000 40 28 104 68 sh 10 1001 41 29 105 69 swl slt. 10 1010 42 2a 106 6a 10 1011 2b 107 sltu 6b SW 10 1100 10 1101 2d 109 10 1110 46 2e 110 cache 10 1111 47 2f111 6f 30 tge c.f. 11 0000 112 70 p 11 0001 49 31 71 lwc1 113 tgeu c.un.f q 32 lwc2 tlt c.ea.f 11 0010 50 114 11 0011 33 73 tltu c.ueq. pref c.olt.j teq 11 0100 34 74 1dc1 c.ult. 11 0101 53 35 117 75 u 1dc2 the c.ole. 11 0110 36 6 118 76 37 77 11 0111 119 c.ule W 11 1000 120 sc c.sf. Х 39 121 79 swc1 11 1001 c.ngle. swc2 c.seq.f 11 1010 58 3a 122 7a c.ngl 11 1011 59 3b 123 7b 124 11 1100 60 3с 125 sdc1 c.nge. 11 1101 61 3d 7d

(1) opcode(31:26) == 0 (2) opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}})$ f = s (single); if fmt(25:21)== $17_{\text{ten}} (11_{\text{hex}})$ f = d (double)

11 1110

11 1111

c.le.f

c.ngt./

sdc2

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Compr

62

3e

126

7e

DEL

IEEE 754 FLOATING-POINT STANDARD

(-1)^S × (1 + Fraction) × 2^(Exponent-Bias) where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

IEEE 754 Symbols Exponent Fraction Object 0 ± 0 0 **≠**0 ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num. MAX 0 ±∝ MAX **≠**0 NaN

4


 Precision Formats:
 S.P. MAX = 255, D.P. MAX = 2047

 S
 Exponent
 Fraction

 31 30 23 22
 0

 S
 Exponent
 Fraction

 63 62 52 51
 0



DATA ALIGNMENT

Word Word Halfword Halfword Halfword	Double Word								
		Wo	rd			W	ord		
	Halfword		Half	word	Hal	fword	Half	word	
Byte Byte Byte Byte Byte Byte Byte Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

EF HON CONTROL REGISTERS. CAUSE AND STATUS									
	В	Interrupt			ception				
	D	Mask			Code				
	31	15 8		6		2			
		Pending			U		E	Ι	
		Interrupt			M		L	Е	
		15 8			4		T	0	

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

CLFII	314 CC	DES			
Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception	10	RI	Reserved Instruction
4	Auel	(load or instruction fetch)	10	KI	Exception
5 AdES		Address Error Exception	11	CpU	Coprocessor
3	Auls	(store)		СрО	Unimplemented
6 IBE		Bus Error on	12	Ov	Arithmetic Overflow
U	IDE	Instruction Fetch	12	Ov	Exception
7 DBE		Bus Error on	13	Tr	Trap
/	/ DBE	Load or Store	15 11		пар
- 8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10x for Disk, Communication: 2x for Memory)

SELF TIET IXES (10 101 DISK, Communication, 2 101 Memory)							
I	SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol	
ĺ	10^{3}	Kilo-	K	2 ¹⁰	Kibi-	Ki	
ı	10^{6}	Mega-	M	2 ²⁰	Mebi-	Mi	
I	10 ⁹	Giga-	G	2 ³⁰	Gibi-	Gi	
ı	10^{12}	Tera-	T	2 ⁴⁰	Tebi-	Ti	
ĺ	10^{15}	Peta-	P	2 ⁵⁰	Pebi-	Pi	
	10^{18}	Exa-	Е	2 ⁶⁰	Exbi-	Ei	
и	10^{21}	Zetta-	Z	2 ⁷⁰	Zebi-	Zi	
1	1024	Yotta-	Y	280	Yobi-	Yi	