




*Geq and Beq are set at initialisation so the two regimes meet at Vlow.*