# Emulating Game Boy in Java



Tomek Rękawek, trekawek@gmail.com

# Nintendo Game Boy


- DMG-001 (Dot Matrix Game)
- Released in 1989
- Sharp LR35902 CPU
  - Z80-based, 4.19 MHz
- 8 kB RAM + 8 kB VRAM
- 160x144, 4 shades of grey
- 118 690 000 sold units



# Game Boy titles









- Ports from other 8-, 16- and 32- (!) consoles and computers
- Many exclusives












## Yet another emulator?




- Retrocomputers are magical
- Emulators are magical too
- A chance to learn everything about a simple computer
- Implementing all the subsystems is addicting

## **CPU**

- Z80 based, 4.19 MHz
- 245 basic instructions
- 256 extended bit operations (prefix: 0xCB)
- 64 kB addressable space
  - RAM + ROM + IO
- Registers:






## **CPU** instructions set


|     | x0           | ×1            | x2         | <b>x</b> 3 | x4           | x5        | x5           | χî        | x0            | <b>x</b> 9  | ×λ          | xD        | хC         | xD       | хE           | хГ      |
|-----|--------------|---------------|------------|------------|--------------|-----------|--------------|-----------|---------------|-------------|-------------|-----------|------------|----------|--------------|---------|
|     | NOE          | LD BC,d16     | LD (BC),A  | INC BC     | INC B        | DEC B     | LD B,d3      | RLCA      | LD (a16),SP   | ADD HL, BC  | LD A, (BC)  | DEC BC    | INC C      | DEC C    | LD C, dE     | FRCA    |
| Ox  | 1 1          | 3 12          | 1 8        | 1 8        | 1 4          | 1 4       | 2 8          | 1 1       | 3 20          | 1 8         | 1 8         | 1 8       | 1 4        | 1 4      | 2 8          | 1 1     |
| •   |              |               |            |            | 2 O H -      | в 1 п -   |              | 0000      |               | -000        |             |           | в 0 п -    | 210-     |              | 0000    |
|     | STOP 0       | 10.08,016     | TD (DE) A  | TNC DE     | TNC D        | DEC D     | TD D.dB      | 31.6      | JR rB         | ADD HT.DE   | TO 5. (DE)  | DEC DE    | THC R      | DEC E    | TD E.df      | 388     |
| 1x  | 2 4          | 3 12          | 1 8        | 1 8        | 1 4          | 1 4       | 2 8          | 1 4       | 2 12          | 1 8         | 1 8         | 1 8       | 1 4        | 1 4      | 2 8          | 1 4     |
|     |              |               |            |            | gun-         | 2 1 H -   |              | 0000      |               | - O = O     |             |           | 2 0 H -    | 213-     |              | 0000    |
|     | JR WX, rE    | T.D. BT., d16 | TD (HT+),A | TNC HT-    | TNC B        | DEC. H    | 10 F.d3      | DAR       | JR Z.r8       | ADD HT. HT. | ID A, (HId) | DEC HIS   | TNC To     | DEC 1.   | TD Toda      | CPE     |
| 2 x | 2 12/8       | 3 12          | 1 8        | 1 8        | 1 4          | 1 4       | 2 8          | 1 4       | 2 12/8        | 1 8         | 1 8         | 1 8       | 1 4        | 1 4      | 2 8          | 1 4     |
|     |              |               |            |            | Z C H -      | 2 1 H -   |              | 5 - 0 C   |               | - 0 H C     |             |           | 2 0 H -    | 213-     |              | - 1 1 - |
|     | JR NC, r0    | LD SP,d16     | ID (HL-),A | INC SP     | INC (HL)     | DEC (IIL) | LD (HL), d0  | GCP       | JR C,r0       | ADD HL,SP   | LD A, (HL-) | DEC SP    | INC A      | DEC A    | LD A,dO      | CCP     |
| 3 x | 2 12/8       | 3 12          | 1 8        | 1 8        | 1 12         | 1 12      | 2 12         | 1 4       | 2 12/8        | 1 8         | 1 8         | 1 8       | 1 4        | 1 4      | 2 8          | 1 4     |
|     |              |               |            |            | Z C H -      | 2 1 H -   |              | -001      |               | -080        |             |           | 2 0 H -    | 2 1 3 -  |              | - 0 0 C |
|     | LD B,B       | LD B,C        | ED 3,0     | LD D,B     | LD D,H       | LD D,L    | LD D, (HL)   | LD D,A    | LD C,D        | 10 0,0      | LD C,D      | LD C,B    | LD C,II    | LD C,L   | ED C, (HE)   | LD C,A  |
| 4x  | 1 4          | 1 4           | 1 4        | 1 4        | 1 4          | 1 4       | 1 0          | 1 4       | 1 4           | 1 4         | 1 4         | 1 4       | 1 4        | 1 4      | 1 0          | 1 4     |
|     |              |               |            |            |              |           |              |           |               |             |             |           |            |          |              |         |
|     | LD D,B       | LD D,C        | ED D/D     | LC D,E     | LD D,H       | LD D,L    | LD D, (HL)   | LD D,A    | LD E,B        | LO E,C      | LD E,D      | LD E/E    | LD E,H     | LD E,L   | LD E, (HL)   | LD E,A  |
| 5×  | 1 4          | 1 4           | 1 4        | 1 4        | 1 4          | 1 4       | 1 0          | 1 4       | 1 4           | 1 4         | 1 4         | 1 4       | 1 4        | 1 4      | 1 0          | 1 4     |
|     |              |               |            |            |              |           |              |           |               |             |             |           |            |          |              |         |
|     | LD H,B       | LD H,C        | CD H,D     | LD H.E     | LD H,H       | LD H,L    | ID H, (HL)   | LD H,A    | LD L,B        | LD L.C      | LD L,D      | LD L,E    | LD L,H     | LD L.L   | ED L, (HL)   | LD L, A |
| 6 x | 1 0          | 1 4           | 1 4        | 1 4        | 1 0          | 1 4       | 1 8          | 1 0       | 1 4           | 1 4         | 1 4         | 1 4       | 1 4        | 1 4      | 1 8          | 1 9     |
|     |              |               |            |            |              |           |              |           |               |             |             |           |            |          |              |         |
|     | LD (HL),3    | LD (HL),C     | LD (EL),D  | ED (HL),E  | LD (HL), H   | LD (HL),L | HALT         | ED (HL),A | LD A,B        | LD A.C      | LD A,D      | LD A, E   | LD A,H     | LD A.L   | ED A, (HL)   | LD A,A  |
| 7 x | 1 8          | 1 8           | 1 8        | 1 8        | 1 8          | 1 8       | 1 4          | 1 3       | 1 4           | 1 4         | 1 4         | 1 4       | 1 4        | 1 4      | 1 8          | 1 4     |
|     |              |               |            |            |              |           |              |           |               |             |             |           |            |          |              |         |
|     | ADD A.B      | ADD A,C       | ADD A,D    | ADD A, E   | ADD A.H      | ADD A,T.  | ADD A, (ET.) | ADD B.A   | ADC A,B       | ADC A,C     | ADC A,D     | ADC A,E   | ADC A, H   | ADC A, 5 | ADC A, (BT.) | ADC B.A |
| 8 x | 1 4          | 1 4           | 1 4        | 1 4        | 1 4          | 1 4       | 1 8          | 1 4       | 1 4           | 1 4         | 1 4         | 1 4       | 1 4        | 1 4      | 1 8          | 1 4     |
|     | ZOEC         | ZUHC          | 2 0 H C    | 2 E 0 2    | ZUHC         | 2 0 H C   | Z 0 H C      | 2 0 E C   | 2 0 H C       | 2 E 0 2     | ZUHC        | 2 0 H C   | 2 0 H C    | 2080     | 2080         | ZUEC    |
|     | SUD D        | SUD C         | SUD D      | SUD E      | SUB II       | SUD L     | SUD (IIL)    | SUD A     | SDC A,B       | SEC A,C     | GBC A,D     | SDC A,E   | SBC A,H    | SDC A, L | SEC A, (HL)  | GDC A.A |
| 9 x | 1 4          | 1 4           | 1 4        | 1 4        | 1 4          | 1 4       | 1 8          | 1 4       | 1 4           | 1 4         | 1 4         | 1 4       | 1 4        | 1 4      | 1 8          | 1 4     |
|     | ZIEC         | Z 1 H C       | 2 1 H C    | 5 1 B C    | ZIHC         | 2 1 H C   | 2 1 H C      | 2 1 E C   | 2 1 H C       | 3 1 H C     | 2 1 H C     | 2 1 H C   | 2 1 H C    | 2 1 3 0  | 5 1 H C      | ZIEC    |
|     | AND D        | AND C         | AND D      | AND E      | AND II       | AMD L     | AMD (HL)     | AND A     | XOR B         | NOR C       | XOR D       | ECR E     | XOR II     | MOR L    | NOR (III)    | XCR A   |
| Ax  | 1 4          | 1 4           | 1 4        | 1 4        | 1 4          | 1 4       | 1 0          | 1 4       | 1 4           | 1 4         | 1 4         | 1 4       | 1 4        | 1 4      | 1 0          | 1 4     |
|     | 8 0 1 0      | 8 0 1 0       | x 0 1 0    | 2 0 1 0    | 8010         | 2010      | 7010         | x 0 1 0   | 2000          | 2000        | 8 0 0 0     | 2000      | 2 0 0 0    | 2000     | x 0 0 0      | 8 0 0 0 |
|     | OR E         | OR C          | OR D       | UR E       | OR E         | OR L      | OR (HL)      | DR A      | CP B          | CP C        | CF D        | CP E      | CF E       | CP L     | CP (HL)      | CP A    |
| Dx  | 1 4          | 1 4           | 1 4        | 1 4        | 1 4          | 1 4       | 1 0          | 1 4       | 1 4           | 1 4         | 1 4         | 1 4       | 1 4        | 1 4      | 1 0          | 1 4     |
|     | 2000         | 2000          | 2000       | 2000       | 2000         | Z 0 0 0   | 2000         | 2000      | zinc          | 3130        | 2 1 H C     | 2180      | 2 1 H C    | 2130     | 3180         | 2 1 H C |
|     | RET NZ       | DON BC        | JP N2, 216 | JP 216     | CALL NZ, a16 | PUSH BC   | ADD A,d8     | RST COH   | RET Z         | RET         | JP Z,a16    | PREFIX CB | CALL Z,a15 | CALL als | ADC A,d3     | RST C8H |
| Cx  | 1 20/8       | 1 12          | 3 15/12    | 3 16       | 3 24/12      | 1 15      | 2 8          | 1 16      | 1 20/8        | 1 16        | 3 16/12     | 1 4       | 3 24/12    | 3 24     | 2 8          | 1 16    |
|     |              |               |            |            |              |           | 20110        |           |               |             |             |           |            |          | 8000         |         |
|     | RET NC       | DOD DE        | JP NC, a16 |            | CALL NC, a16 | PUSH DE   | SUB d8       | RST 10H   | RET C         | REPI        | JP C,a16    |           | CALL C,als |          | SBC A,d3     | RST 18H |
| Dx  | 1 20/8       | 1 12          | 3 15/12    |            | 3 24/12      | 1 15      | 2 8          | 1 16      | 1 20/8        | 1 16        | 3 16/12     |           | 3 24/12    |          | 2 8          | 1 16    |
|     |              |               |            |            |              |           | 2 1 H C      |           |               |             |             |           |            |          | 2 1 H C      |         |
|     | A, (8a) BOL  | POP HT        | ID (C),A   |            |              | PUSH HT.  | AND dE       | RST 20H   | ADD SP, (8    | TE (HI)     | TD (a16),A  |           |            |          | XOR d8       | RST 28H |
| Ex  | 2 12         | 1 12          | 2 8        |            |              | 1 15      | 2 8          | 1 16      | 2 15          | 1 4         | 3 15        |           |            |          | 2 8          | 1 16    |
|     |              |               |            |            |              | BURN AV   | 2010         |           | OOHC          |             |             |           |            |          | 2000         | 200 200 |
|     | LDII A, (aC) | POF AF        | LD A, (C)  | DI         |              | PUSH AF   | OR dO        | RST 30H   | LD HL,SF   r0 | ID SP.HL    | LD A, (a16) | EI        |            |          | CF d0        | RST 30H |
| Fx  | 2 12         | 1 12          | 2 8        | 1 4        |              | 1 15      | 2.8          | 1 16      | 2 12          | 1 8         | 3 16        | 1 4       |            |          | 2 8          | 1 16    |
|     |              | ZNHC          |            |            |              |           | 2000         |           | 0 0 H C       |             |             |           |            |          | 5 1 H C      |         |
|     |              |               |            |            |              |           |              |           |               |             |             |           |            |          |              |         |

## Instruction features



# Instruction cycles

#### **INC BC** LD A, B **Fetch Fetch** read byte read byte 4 cycles 4 cycles opcode opcode BC + 1 perform 16-bit ALU operation perform 8-bit register operation 4 cycles -> BC 0 cycles



## **CPU instructions DSL**

#### CALL NZ, a16

```
Fetch
            read byte
            4 cycles
opcode
 Fetch
            read 2 bytes
            8 cycles
operanc
   Z=0
  yes
   PC
            write 2 bytes
            8 cycles
-> stack
operand
            set PC
            4 cycles
```

```
regCmd(opcodes, 0xC4, "CALL NZ,a16")
    .proceedIf("NZ")
    .extraCycle()
    .load("PC")
    .push()
    .load("a16")
    .store("PC");
```

### CPU as state machine

```
private final AddressSpace addrSpace;
public CPU(AddressSpace addrSpace) {
    this.addrSpace = addrSpace;
public void tick() {
    if (divider++ == 4) { divider = 0; }
    else { return; }
    switch (state) {
        case OPCODE:
        // fetch opcode
        case RUNNING:
        // run a single 4-cycle operation
        case ...:
```

# Alternative CPU-driven approach

```
static void call_cc_a16(GB_gameboy_t *gb, uint8_t opcode)
    uint16 t call addr = gb->pc - 1;
    if (condition code(gb, opcode)) {
        GB advance cycles(gb, 4);
        gb->registers[GB REGISTER SP] -= 2;
        uint16 t addr = GB read memory(gb, gb->pc++);
        GB advance cycles(gb, 4);
        addr |= (GB_read_memory(gb, gb->pc++) << 8)
        GB_advance_cycles(gb, 8);
        GB write memory(gb, gb->registers[GB REGISTER SP] + 1, (gb->pc) >> 8);
        GB advance cycles(gb, 4);
        GB_write_memory(gb, gb->registers[GB_REGISTER_SP], (gb->pc) & 0xFF);
        GB advance cycles(gb, 4);
        gb->pc = addr;
        GB_debugger_call_hook(gb, call_addr);
    else {
        GB advance cycles(gb, 12);
        gb \rightarrow pc += 2;
```

# Game Boy bootstrap

- Scrolls "Nintendo" logo
- Checks if cartridge contains the same trademarked logo

Great way to check if the initial CPU implementation


somehow work

 Requires CPU, memory and PPU line register



# Game Boy subsystems

- Pixel Processing Unit
- Audio Processing Unit
- Timer
- Joypad
- Memory Bank Controller
- Serial Port
- Direct Memory Access



# Skeleton of a subsystem implementation

```
public class Timer implements AddressSpace {
    public Timer(InterruptManager irq) {
        //...
    public void tick() {
        //...
public interface AddressSpace {
    boolean accepts(int address);
    void setByte(int address, int value);
    int getByte(int address);
```

# Interrupts

- Global IME flag enables / disables interrupts
- It can modified with EI, DI, RETI
- More granular control is possible with the 0xFFFF
- Interrupt is enabled when:
  - 0xFF0F bit goes from 0 to 1
  - The same bit in 0xFFFF is 1
  - IME is enabled
- Normally 0xFF0F bits are set by hardware, but it's possible to set them manually
- Implementation:
  - extra states for the CPU state machine
  - InterruptManager class as a bridge between hardware and CPU (as particular 0xFF0F bits belongs to different subsystems)


#### Interrupt Flag (0xFF0F)

| 4 | Joypad   | 0x60 |
|---|----------|------|
| 3 | Serial   | 0x58 |
| 2 | Timer    | 0x50 |
| 1 | LCD STAT | 0x48 |
| 0 | V-Blank  | 0x40 |


Interrupt Enable (0xFFFF)



# Pixel Processing Unit



# Game Boy graphics






Background tile map (0x9800 / 0x9C00)

8×05 0×000 8×00 T35

Window tile map (0x9800 / 0x9c00)



Tile id: 0xF0

WX / WY


(0xFF4A / 0xFF4B)

7 LCD enable
6 Window tile map select
5 Window display enable
4 BG & window tile data Select
3 Background tile map select
2 Sprite height (8 / 16)
1 Sprite enabled
0 BG & window display priority

LCDC (0xFF40)

Tile data (0x8000 / 0x9000)


# Transferring data to LCD



6 LYC=LY interrupt RW
5 OAM interrupt RW
4 V-Blank interrupt RW
3 H-Blank interrupt RW
2 LYC=LY? RO
1 Current mode RO


STAT (0xFF41)





#### PPU emulation issues


- STAT mode timing
- IRQ timing
- Performance
- Color accuracy
- Sprite RAM bug
- Complex priorities






# Direct Memory Access

- 0xFF46 DMA register
- Allows to copy the sprite attributes from RAM or ROM in the "background"
- Takes 648 clock cycles
- During this time CPU can only access 0xFF80-0xFFFE




# Audio Processing Unit

#### Channels 1 and 2



#### **Channel 3**




#### **Channel 4**



- 4 channels
- · each with different capabilities
- common properties:
  - length
  - volume
- registers: 0xFF10-0xFF26
- custom wave form: 32 x 4-bit
- master volume, balance
- "trigger" bit to restart the channel
- timed by the main 4.19 MHz clock

# Playing the sound


- At every tick, each channel provides a value 0-15
- They are mixed together (average), so the whole audio subsystem provides a single value for the channel
- The Game Boy clock speed is 4.19 MHz
- We want the emulator sampling rate to be 22 kHz
- Every (4 190 000 / 22 050) ~ 190 ticks we're adding the current sound value to the buffer
- Once the buffer is full (1024) entries, we're playing it in the main Game Boy loop as a 22 kHz sample
- It takes 0.0464 second to play the buffer it's exactly how long it should take to run 194 583 Game Boy ticks
- We're playing sound AND synchronising the emulation - no need to extra Thread.sleep()
- The Java audio system won't allow to run the emulation too fast



#### Timer

- Two registers: DIV & TIME
- DIV (0xFF04) incremented at rate 16384 Hz (clock / 256)
- TIMA (0xFF05)
  - incremented at rate specified by TAC (0xFF07) (clock / 16, 64, 256, 1024)
  - when overflowed, reset to value in TMA (0xFF06)
  - when overflowed, triggers interrupt
- Seems easy to implement, but there's a number of bugs
  - eg. writing to TAC or DIV may increase the TIMA in some cases

## Timer internals



- Implementing the timer as it was designed automatically covers all the edge cases and the bug-ish behaviour
- Opposite to implementing it according to the specification and then trying to add extra ifs to implement the discovered bugs
- But we rarely have such a detailed internal documentation

# Joypad input

- Joypad buttons are available as 0xFF00 bits 0-3
- Writing 0 to bit 4 enables
- Writing 0 to bit 5 enables
- Joypad interrupt mostly useless, only to resume after STOP



# Memory Bank Controller

- Cartridge is available under first 48 kB
- Cartridge allows to switch ROM / RAM banks
- Battery-powered RAM is used for the save games
- A few different versions
  - MBC1 2 MB ROM, 32 kB RAM
  - MBC2 256 kB ROM, 512x4 bits RAM
  - MBC3 2 MB ROM, 32 kB RAM, clock
  - MBC5 8 MB ROM, 128 kB RAM
- Each MBC has a different semantics of switching memory banks, but usually the bank number should be written in the read-only ROM area

ROM bank 0

0000-3FFFF (16 kB)

ROM bank X

4000-7FFF (16 kB)

RAM bank X / RTC

A000-BFFF (16 kB)



Pokemon Gold cartridge is a MBC3 with clock

# Game Boy Color



- Color LCD display (32768 colors, 56 on screen)
- Double speed mode (8 MHz)
- HDMA (copy any data to VRAM)
- 28 kB of extra RAM
  - total: 32 kB
  - 7 switchable banks under 0xD000-0xDFFF
- 8 kB of extra VRAM
  - total: 16 kB

# Color palettes

- 8 palettes for sprites and 8 for background
- Each palette: 4 colors
- Each color: 15-bit RGB
- Size of palette: 8 bytes
- Each sprite / background tile may choose their own palette
- Palettes can be changed between scanlines (!)










# Applying colors

VRAM bank 0 (as in GB classic) VRAM bank 1 0x8000-0x87FF 0x8000-0x87FF Tile data Tile data 0x8800-0x8FFF 0x8800-0x8FFF Tile data Tile data 0x9000-0x97FF 0x9000-0x97FF Tile data Tile data 0x9800-0x9BFF 0x9800-0x9BFF Tile attr Tile map 0x9C00-0x9FFF 0x9C00-0x9FFF Tile map Tile attr In Game Boy Color, the background / window Sprite attributes in OAM: tiles can have attributes too! 7 Priority Tile X flip 3 Tile bank 2 Palette # **New CGB attributes:** 1 Palette # 0 Palette #

# **Testing**

- Test ROMs:
  - blargg's test ROMs:
     http://gbdev.gg8.se/wiki/articles/Test\_ROMs
  - mooneye-gb test ROMs: https://github.com/Gekkio/mooneye-gb/tree/master/tests
- Coffee GB uses these for the integration testing
  - .travis.yml included
- Also: games (it's good to have an experience from the real hardware)



## Lessons learned, plans

- Lessons learned, tips & tricks:
  - start with creating debugger
  - don't use byte, use int
  - refactor aggressively, even prototypes should be clean
  - have automated tests
  - compare the execution with another emulator (BGB have nice debugger!)
- Plans:
  - cycle-accurate PPU implementation
  - improve the debugger
  - serial link support

#### Resources

- My emulator: <a href="https://github.com/trekawek/coffee-gb">https://github.com/trekawek/coffee-gb</a>
- Ultimate Game Boy talk: <a href="https://www.youtube.com/watch?v=HyzD8pNlpwl">https://www.youtube.com/watch?v=HyzD8pNlpwl</a>
  - excellent, insightful, inspiring presentation
- Pan Docs: <a href="http://gbdev.gg8.se/wiki/articles/Pan\_Docs">http://gbdev.gg8.se/wiki/articles/Pan\_Docs</a>
  - the most comprehensive description of the GB hardware
- Game Boy CPU manual: <a href="http://marc.rawer.de/Gameboy/Docs/GBCPUman.pdf">http://marc.rawer.de/Gameboy/Docs/GBCPUman.pdf</a>
  - good but a bit inaccurate, aimed at developers
- Other accurate emulators:
  - Mooneye GB: <a href="https://github.com/Gekkio/mooneye-gb">https://github.com/Gekkio/mooneye-gb</a>
  - Sameboy: <a href="https://sameboy.github.io/">https://sameboy.github.io/</a>
  - BGB: <a href="http://bgb.bircd.org/">http://bgb.bircd.org/</a>

# Thank you!

