
# MuxDispDriver version 1 og 2 – og design af UR

# **L**øsningsforslag


Lav en VHDL-komponent "MuxDispDriver" med den viste ENTITY.

Den skal kunne styre et Mux-Display med fire cifre + dp (og eventuelt blanke dem) Desuden skal kredsen kunne levere to frekvenser på 1 Hz (ca) og 1 kHz (sharp)

```
ENTITY MuxDisplay is
  Port (Clk disp:
                   in STD LOGIC;
        HexCifre:
                      STD LOGIC VECTOR (15 downto 0);
                   in STD LOGIC VECTOR (3 downto 0);
        dpoints:
       blanks:
                      STD LOGIC VECTOR (3 downto 0);
        Clk 1kHz:
                   out STD LOGIC;
        Clk 1Hz:
                   out STD LOGIC;
                   out STD LOGIC VECTOR (3 downto 0);
        an:
                   out STD LOGIC VECTOR (6 downto 0);
        seq:
        dp:
                   out STD LOGIC);
end MuxDisplay;
```



## Version1



begin

```
HexCifre: in STD LOGIC VECTOR (15 downto 0);
                                                Mux4x4: with Xi select
                          HexCifre[3:0]
                                                xHEX <= HexCifre( 3 downto 0) when 0,</pre>
                          → HexCifre[7:4]
                                                      HexCifre(7 downto 4) when 1,


→ HexCifre[11:8]

                                                      HexCifre(11 downto 8) when 2,
                          ■ HexCifre[15:12]
                                                      HexCifre(15 downto 12) when others;
  xHEX[3:0]
                                     U1
                                lacksquare
                  HEX[3:0]
                                                 LED[6:0]
                              Hex27Segment
                                                                 segNet[6:0]
                            BlankCiffer: process( blanks, SegNet)
                            begin
                               seg <= "1111111"; -- Default is blank ciffer
                               dp <= 'l'; -- Default is blank dp
                               if blanks(Xi)='0' then
                                  seg <= segNet; -- Data from Hex27Segment</pre>
                                  dp <= not dpoints(Xi); -- Mux 4x1</pre>
                               end if:
                            end process;
    seg [6:0]
                  blanks(Xi)='0'
dp
```

```
--# Den architecture som ligger nederst bliver brugt ...
ARCHITECTURE Version1 of MuxDispDriver is
    component Hex27Segment
       port (HEX : in std logic vector (3 downto 0);
             LED: out std logic vector (6 downto 0));
    end component;
    signal xHEX: std logic vector (3 downto 0);
    signal segNet: std logic vector (6 downto 0);
    signal Scale1023: std logic vector( 9 downto 0) := "01111111100";
    signal Sel : std logic vector (1 downto 0) := "00";
    signal Xi: integer range 0 to 3;
begin
    Mux4x4: with Xi select
    xHEX <= HexCifre( 3 downto 0) when 0,
            HexCifre( 7 downto 4) when 1,
            HexCifre(11 downto 8) when 2,
            HexCifre(15 downto 12) when others;
   U1: Hex27Segment port map (HEX => xHEX, LED => segNet);
    BlankCiffer: process( blanks, SegNet)
    begin
        seg <= "1111111"; -- Default is blank ciffer
       dp <= '1'; -- Default is blank dp
       if blanks(Xi)='0' then
            seg <= segNet; -- Data from Hex27Segment
           dp <= not dpoints(Xi); -- Mux 4x1
        end if:
    end process;
```

# Encodere og nedskalering af Clk

# Version1



```
if rising_edge( Clk_disp) then
   Clk_lkHz <= '0';
   if Scale100000 <100000 then
        Scale100000 := Scale100000+ 1;
   else
        Scale100000 := 1;
        Clk_lkHz <= '1';
        Scale1023 <= Scale1023+1;
        Sel <= Sel+1;
   end if;
end if;</pre>
```

```
Encoder 1 of 4:
   an <= "1110" when Xi=0 else
         "1101" when Xi=l else
         "1011" when Xi=2 else
         "0111";
    Xi <= conv integer( Sel); -- Omsæt Sel(1:0) til integer Xi
   ScaleCounter: process( Clk disp)
       variable Scale100000: integer range 0 to 100000 := 1;
   begin
      if rising edge (Clk_disp) then
          Clk lkHz <= '0'; -- brug 10 til simulering
          if Scale100000 <100000 then -- Scale100000 <10 then
               Scale100000 := Scale100000+ 1;
           else
               Scale100000 := 1;
               Clk lkHz <= '1';
               Scale1023 <= Scale1023+1;
               Sel <= Sel+1;
           end if:
       end if:
   end process;
   Clk 1Hz <= Scale1023(9); -- approx. 1 Hz 50% Duty cycle
end Versionl;
```

```
Version2 er inspireret af Version1
                                                                    Version2
use IEEE.STD LOGIC 1164.ALL;
                                   og består af kun en Process med
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
                                   både sekventiel ogcombinatorisk logik
ENTITY MuxDispDriver is
  Port (Clk disp: in STD LOGIC;
       HexCifre: in STD LOGIC VECTOR (15 downto 0);
       dpoints: in STD LOGIC VECTOR (3 downto 0);
       blanks: in STD LOGIC VECTOR (3 downto 0);
       Clk 1kHz: out STD LOGIC;
       Clk 1Hz: out STD LOGIC;
       an:     out STD_LOGIC_VECTOR (3 downto 0);
       seg: out STD LOGIC VECTOR (6 downto 0);
       dp: out STD LOGIC);
end MuxDispDriver;
ARCHITECTURE Version2 of MuxDispDriver is
BEGIN
   Mux Display:
   process( Clk disp, HexCifre, dpoints)
       variable Scale100000: integer range 0 to 100000 := 1;
       variable Scale1023: std logic vector( 9 downto 0) := "01111111100";
                             integer range 0 to 3 := 0;
       variable Xi:
        type ROM array is array (0 to 15) of std logic vector (6 downto 0);
       constant Hex27Segm: ROM array := (
        "1000000", "1111001", "0100100", "0110000", -- 0123
        "0011001", "0010010", "0000010", "1111000", -- 4567
        "0000000","0010000","0001000","0000011", -- 89Ab
        "1000110", "0100001", "0000110", "0001110"); -- CdEF
   begin
```

library IEEE;

```
begin
                                    ----- Sequential loc Version2
      if rising edge( Clk disp) then
          Clk 1kHz <= '0';
       -- Clk 1Hz <= Scale1023(9) or Scale1023(8); -- 75% Duty cycle
          Clk 1Hz <= Scale1023(9); -- approx. 1 Hz 50% Duty cycle
          if Scale100000 <10 then -- 0000 then
              Scale100000 := Scale100000+ 1;
           else
              Scale100000 := 1;
              Clk 1kHz <= '1';
              Scale1023 := Scale1023+1;
              if Xi=3 then
                  Xi := 0;
              else
                  Xi := Xi+1;
              end if;
           end if;
       end if;
             ------ Combinatorial logic
    -- Note! HexCifre and dpoints must now be added to the sensivity list
       seg <= "11111111"; -- Default .. blank display Xi
       dp <= '1'; -- Default .. blank dp Xi
       if Blanks(Xi)='0' then
           seg <= Hex27Segm( Conv integer( HexCifre( Xi*4+3 downto Xi*4)) );</pre>
           dp <= not dpoints(Xi);</pre>
       end if;
           <= "11111";
       an
       an(Xi) <= '0';
   end process;
end Version2;
```

```
-- Testbench automatically generated online
                                                                               TestBench til Muxdisp.
    -- at <a href="http://vhdl.lapinoo.net">http://vhdl.lapinoo.net</a>
 3 -- Generation date: 18.9.2019 11:09:30 GMT
    library ieee;
    use ieee.std logic 1164.all;
8 pentity tb MuxDispDriver is
                                                                   35
                                                                             constant TbPeriod : time := 10 ns; -- EDIT
    end tb MuxDispDriver;
                                                                   36
                                                                             signal TbClock : std logic := '0';
                                                                             signal TbSimEnded : std logic := '0';
                                                                   37
11 parchitecture tb of tb MuxDispDriver is
                                                                   38
                                                                   39
                                                                        begin
                                                                   40
                                                                             dut : MuxDispDriver
13 🛊
        component MuxDispDriver
                                                                             port map (Clk disp => Clk disp,
                                                                   41
14 🛱
           port (Clk disp : in std logic;
                                                                   42
                                                                                        HexCifre => HexCifre,
                 HexCifre : in std logic vector (15 downto 0);
15
                                                                   43
                                                                                        dpoints => dpoints,
16
                 dpoints : in std logic vector (3 downto 0);
                                                                   44
                                                                                        blanks => blanks,
17
                 blanks : in std logic vector (3 downto 0);
                                                                   45
                                                                                        Clk 1kHz => Clk 1kHz,
18
                 Clk 1kHz : out std logic;
                                                                   46
                                                                                        Clk 1Hz => Clk 1Hz,
19
                 Clk 1Hz : out std logic;
                                                                   47
                                                                                                  => an,
                                                                                         an
                 an : out std logic vector (3 downto 0);
                                                                   48
                                                                                                  => seg,
                                                                                        seg
21
                         : out std logic vector (6 downto 0);
                 seg
                                                                   49
                                                                                                  \Rightarrow dp);
                                                                                        dp
                 dp
                         : out std logic);
                                                                   50
23
        end component;
                                                                   51
                                                                             -- Clock generation
24
                                                                   52
                                                                             TbClock <= not TbClock after TbPeriod/2
                                                                   53
                                                                                          when TbSimEnded /= '1' else '0';
25
        signal Clk disp : std logic;
                                                                   54
26
        signal HexCifre : std logic vector (15 downto 0) := X"0123";
                                                                   55
                                                                             -- EDIT: Check that Clk disp is really your
        signal dpoints : std logic vector (3 downto 0) := "0010";
27
                                                                   56
                                                                             Clk disp <= TbClock;
        signal blanks : std logic vector (3 downto 0) := "0001";
                                                                   57
29
        signal Clk 1kHz : std logic;
                                                                   58
                                                                             stimuli : process
```

59

60

61

begin

Lend tb;

wait;

end process;

30

31

33

signal Clk 1Hz : std logic;

signal dp

signal an : std logic vector (3 downto 0);

signal seg : std logic vector (6 downto 0);

: std logic;

#### Simulering af Version2

```
Combinatorial logic
                                                                              -- Note! HexCifre and dpoints must now be added to the sensivity list
                                                                                            seg <= "11111111"; -- Default .. blank display Xi
                                                                                          dp <= '1'; -- Default .. blank dp Xi
                                                                                            if Blanks (Xi) = '0' then
                                                                                                               seg <= Hex27Segm( Conv integer( HexCifre( Xi*4+3 downto Xi*4)) );</pre>
                                                                                                               dp <= not dpoints(Xi);</pre>
                                                                                           end if;
                                                                                                                 <= "11111";
                                                                                            an
                                                                                      -an(Xi) <= '0';
  Name
                                                           Value
                                                                                                                                                                  200 ns
                                                                                                                                                                                                                                                 400 ns
                                                                                                                                                                                                                                                                                                                                                                                                            800 ns
     Clk_disp
> W HexCifre[15:0]
                                                      0123
                                                                                                                                                                                                                                                                              0123
                                                                                                                                                                                                                                                                                                  signal HexCifre := X"0123";
> 6 dpoints[3:0]
                                                                                                                                                                                                                                                                                                  signal dpoints := "0010";
> W blanks[3:0]
                                                                                                                                                                                                                                                                                                  signal blanks
                                                                                                                                                                                                                                                                                                                                                                                   := "0001";

√ Image: Value of the valu
               J [3]
               T [2]
               la [1]
                T [0]

∨ W seq[6:0]


                                                      7f
                                                                                                                                          24
                                                                                                                                                                                                                                                             7f
                                                                                                                                                                                                                                                                                                     24
                                                                                                                                                                                                                                                                                                                                                                                  40
                                                                                                                                                                                                                                                                                                                                                                                                                         7f
                T [6]
                Ta [5]
                4 [4]
                T [3]
               1 [2]
               Ta [1]
                [0] 🌡
      dp dp
                                                                                                                                                                            dp.,
```

```
type ROM_array is array (0 to 15) of std_logic_vector (6 downto 0);
constant Hex27Segm: ROM_array := (
"10000000","1111001","0100100","0110000", -- 0123
"0011001","0010010","0000010","11111000", -- 4567
"0000000","0010000","0001000","000011", -- 89Ab
"1000110","0100001","0000110","0001110");-- CdEF
```

#### Der er brug for et ur (Watch) i forbindelse med stopuret.

Uret kan med fordel opbygges af flere "standard" tællere ... Cnt\_9 eller Cnt\_999, Cnt\_59 og Cnt\_23. De skal kædes sammen med RCO (Ripple Carry Out) som føres til den næste tællers Enable – Den første tæller styres med et Enable signal.

```
signal RC : std_logic_vector( 4 downto 0);
begin
ms1000:Cnt_9 port map(Clk=>Clk, Enable=>Enable,Clear=>Clear, Cif=> open, RCO=>RC(0));
ms100: Cnt_9 port map(Clk=>Clk, Enable=>RC(0), Clear=>Clear, Cif=> open, RCO=>RC(1));
ms10: Cnt_9 port map(Clk=>Clk, Enable=>RC(1), Clear=>Clear, Cif=> Sl0th, RCO=>RC(2));
Sec: Cnt_59 port map(Clk=>Clk, Enable=>RC(2), Clear=>Clear, Cif59=> S, RCO=>RC(3));
Min: Cnt_59 port map(Clk=>Clk, Enable=>RC(3), Clear=>Clear, Cif59=> M, RCO=>RC(4));
-- Hour: Cnt_23 port map(Clk=>Clk, Enable=>RC(4), Clear=>Clear, Cif23=> H, RCO=>RC(3);
```



```
library IEEE;
                                                Man kan med fordel skrive og teste (simulere)
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
                                                Cnt 9, Cnt 59 og Cnt 23 hver for sig.
use IEEE.STD LOGIC UNSIGNED.ALL;
                                                Dette er VHDL koden som laver uret (Cnt 23 mangler)
entity Watch is
   Port ( Clk : in STD LOGIC; -- 1kHz clk
          Clear: in STD LOGIC;
          Enable : in STD LOGIC;
                out STD LOGIC VECTOR ( 7 downto 0); -- Hour
                out STD LOGIC VECTOR ( 7 downto 0); -- Min
          M :
          S: out STD LOGIC VECTOR ( 7 downto 0); -- Sec
          S10th: out STD LOGIC VECTOR ( 3 downto 0); -- 1/10 sec
          RCO : out STD LOGIC);
                                                   -- RCO=1 at 23:59:59:9
end Watch:
architecture Behavioral of Watch is
   component Cnt 9
       port (Clk : in std logic;
             Enable : in std logic;
             Clear : in std logic;
             Cif : out std logic vector (3 downto 0);
             RCO : out std logic);
   end component;
   component Cnt 59
       port (Clk : in std logic;
             Enable : in std logic;
             Clear : in std logic;
             Cif59 : out std logic vector (7 downto 0);
             RCO : out std logic);
   end component;
   signal RC : std logic vector( 4 downto 0);
begin
ms1000:Cnt 9 port map(Clk=>Clk, Enable=>Enable,Clear=>Clear, Cif=> open, RCO=>RC(0));
ms100: Cnt 9 port map(Clk=>Clk, Enable=>RC(0), Clear=>Clear, Cif=> open, RC0=>RC(1));
ms10: Cnt 9 port map(Clk=>Clk, Enable=>RC(1), Clear=>Clear, Cif=> S10th, RC0=>RC(2));
Sec: Cnt 59 port map(Clk=>Clk, Enable=>RC(2), Clear=>Clear, Cif59=> S, RC0=>RC(3));
Min: Cnt 59 port map(Clk=>Clk, Enable=>RC(3), Clear=>Clear, Cif59=> M, RC0=>RC(4));
-- Hour: Cnt 23 port map(Clk=>Clk, Enable=>RC(4), Clear=>Clear, Cif23=> H, RCO=>RCO);
------ Nedenstående er en middertidig løsning ------ Nedenstående er en middertidig
   H <= "00100011";
end Behavioral:
```

```
library IEEE;
      use IEEE.STD LOGIC 1164.ALL;
      use IEEE.STD LOGIC ARITH.ALL;
      use IEEE.STD LOGIC UNSIGNED.ALL;
      entity Cnt_9 is
          Port ( Clk :
                           in STD LOGIC;
                  Enable : in STD LOGIC;
                 Clear : in STD LOGIC;
                          out STD LOGIC VECTOR (3 downto 0);
                          out STD LOGIC);
                 RCO :
      end Cnt 9;
architecture Version1 of Cnt 9 is
    -- signal Count: STD LOGIC VECTOR (3 downto 0) := "0000";
begin
    process (Clk, Clear, Enable)
       variable Count9: integer range 0 to 9 := 1;
        if Clear='1' then
            Count9 := 0;
        elsif rising edge (Clk) then
            if Enable='1' then
                if Count9<9 then
                   Count9 := Count9+1;
                else
                  Count9 := 0;
                end if;
            end if:
        end if:
        RCO <= '0';
        if Count9=9 and Enable='1' then
            RCO <= '1';
        end if:
        Cif <= conv std logic vector( Count9, 4);
    end process;
end Versionl:
```

```
Løsningsforslag til Cnt_9 (2 stk) - Inspiration til Cnt_59 og Cnt_23
```

Bemærk forskellen på brug af variable og signal samt Std\_logic\_vector og integer


```
architecture Version2 of Cnt_9 is
     signal Count9: STD LOGIC VECTOR (3 downto 0) := "0000";
 begin
     Cif <= Count9:
     process (Clk, Clear, Count9, Enable)
     begin
         if Clear='1' then
             Count9 <= conv std logic vector( 0,4); -- "0000"
         elsif rising edge ( Clk) then
              if Enable='1' then
                 if Count9="1001" then
                     Count9 <= "0000":
                  else
                     Count9 <= Count9+1;
                 end if:
             end if:
         end if;
          RCO <= '0';
           if Count9="1001" and Enable='1' then
                RCO <= '1':
           end if:
     end process;
     RCO <= '1' when Count9="1001" and Enable='1' else '0';
end Version2;
```

```
library ieee;
use ieee.std logic 1164.all;
entity tb Cnt 9 is
end tb_Cnt_9;
architecture tb of tb_Cnt_9 is
    component Cnt 9
       port (Clk : in std logic;
             Enable : in std logic;
             Clear : in std logic;
                   : out std logic vector (3 downto 0);
             RCO
                    : out std logic);
    end component;
    signal Clk : std logic;
    signal Enable : std logic;
    signal Clear : std logic;
    signal Cif : std logic vector (3 downto 0);
    signal RCO : std logic;
    constant TbPeriod : time := 10 ns; -- EDIT Put right p
    signal TbClock : std logic := '0';
    signal TbSimEnded : std logic := '0';
begin
    dut : Cnt 9
    port map (Clk => Clk,
             Enable => Enable,
             Clear => Clear,
             Cif => Cif,
```

RCO

=> RCO);

```
-- Clock generation
    TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';
    -- EDIT: Check that Clk is really your main clock signal
    Clk <= TbClock:
    stimuli : process
    begin
        Enable <= '0';
        Clear <= '1';
        wait for 2* TbPeriod;
        Clear <= '0';
        wait for 2* TbPeriod:
        Enable <= '1':
        wait for 120 * TbPeriod;
        Enable <= '1';
        wait for 4* TbPeriod;
        -- Stop the clock and hence terminate the simulation
        TbSimEnded <= '1';
        wait:
    end process;
end tb;
```



```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Cnt_59 is
    Port ( Clk : in STD LOGIC;
           Enable : in STD LOGIC;
          Clear : in STD LOGIC;
           Cif59: out STD LOGIC VECTOR (7 downto 0);
           RCO : out STD LOGIC);
end Cnt 59;
architecture Version of Cnt_59 is
    signal Count9: STD LOGIC VECTOR (3 downto 0) := "0000";
    signal Count5: STD LOGIC VECTOR (3 downto 0) := "0101";
begin
    Cif59 <= Count5 & Count9:
    -- Bemærk dette er ikke løsningen --- gør den selv færdig
    process (Clk, Clear, Count9, Enable)
    begin
        if Clear='1' then
            Count9 <= conv std logic vector( 0,4); -- "0000"
            Count5 <= "0000":
        elsif rising edge (Clk) then
            if Enable='1' then
                if Count9="1001" then
                  Count9 <= "0000";
               else
                  Count9 <= Count9+1;
               end if:
            end if:
        end if;
        RCO <= '0';
        if Count9="1001" and Enable='1' then
           RCO <= '1';
        end if;
    end process;
end Version;
```

### Start-hjælp til Cnt\_59 og Cnt\_23

http://jjmk.dk/MMMI/Logic Problems/No04 StopWatch/index.htm

Der kan også findes inspiration i ovenstående link

```
architecture Behavioral of Watch demo top is
    component Watch
       port (Clk : in std logic;
              Clear : in std logic;
              Enable : in std logic;
                     : out std logic vector (7 downto 0);
                    : out std logic vector (7 downto 0);
                     : out std logic vector (7 downto 0);
              S10th : out std logic vector (3 downto 0);
              RCO
                     : out std logic);
    end component;
    signal H
                 : std logic vector (7 downto 0);
    signal M
                 : std logic vector (7 downto 0);
                 : std logic vector (7 downto 0);
    signal S
    signal S10th : std logic vector (3 downto 0);
    signal RCO
                  : std logic;
```

```
use IEEE.STD LOGIC UNSIGNED.ALL;
    entity Watch demo top is
       Port ( clk : in STD LOGIC;
              sw : in STD LOGIC VECTOR (15 downto 1);
              led : out STD LOGIC VECTOR (15 downto 0);
              btnU,btnL,btnC,btnR,btnD : in STD LOGIC;
              seg : out STD LOGIC VECTOR (6 downto 0);
              dp : out STD LOGIC;
              an : out STD LOGIC VECTOR (3 downto 0));
   end Watch_demo_top;
component MuxDispDriver
    port (Clk disp : in std logic;
          HexCifre : in std logic vector (15 downto 0);
          dpoints : in std logic vector (3 downto 0);
         blanks : in std logic vector (3 downto 0);
         Clk lkHz : out std logic;
         Clk 1Hz : out std logic vector (0 downto 0);
                 : out std logic vector (3 downto 0);
                  : out std logic vector (6 downto 0);
                   : out std logic);
end component;
signal HexCifre : std logic vector (15 downto 0);
signal dpoints : std logic vector (3 downto 0);
signal blanks : std logic vector (3 downto 0);
signal Clk 1kHz : std logic;
signal Clk 1Hz : std logic vector (0 downto 0);
```

begin

DTSP : MuxDispDriver

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD LOGIC ARITH.ALL;

#### "Hjemmelavet" VHDL – Toplevel til test af UR

brug <a href="https://vhdl.lapinoo.net/testbench/">https://vhdl.lapinoo.net/testbench/</a> til at lave komponenter


```
architecture Behavioral of Watch demo top is
       component Watch
           port (Clk : in std logic;
                 Clear : in std logic;
                 Enable : in std logic;
                        : out std logic vector (7 downto 0);
                       : out std logic vector (7 downto 0);
                        : out std logic vector (7 downto 0);
                 S10th : out std logic vector (3 downto 0);
                        : out std logic);
                 RCO
       end component;
       signal H : std logic vector (7 downto 0);
       signal M : std logic vector (7 downto 0);
       signal S : std logic vector (7 downto 0);
       signal S10th : std logic vector (3 downto 0);
       signal RCO
                    : std logic;
       component MuxDispDriver
           port (Clk disp : in std logic;
                 HexCifre : in std logic vector (15 downto 0);
                 dpoints : in std logic vector (3 downto 0);
                 blanks : in std logic vector (3 downto 0);
                 Clk lkHz : out std logic;
Se senere
                 Clk_lHz : out std logic vector (0 downto 0);
                          : out std logic vector (3 downto 0);
                          : out std logic vector (6 downto 0);
                          : out std logic);
                 dp
       end component;
       signal HexCifre : std logic vector (15 downto 0);
       signal dpoints : std logic vector (3 downto 0);
       signal blanks : std logic vector (3 downto 0);
       signal Clk_lkHz : std logic;
       signal Clk 1Hz : std logic vector (0 downto 0);
```

```
entity Watch demo top is
     Port ( clk : in STD LOGIC;
           sw : in STD LOGIC VECTOR (15 downto 1);
           led : out STD LOGIC VECTOR (15 downto 0);
           btnU,btnL,btnC,btnR,btnD : in STD LOGIC;
           seg : out STD LOGIC VECTOR (6 downto 0);
           dp : out STD LOGIC;
           an : out STD LOGIC VECTOR (3 downto 0));
 end Watch demo top;
✓ ■ ** Watch_demo_top(Behavioral) (Watch_demo_top.vhd) (2)
   DISP: MuxDispDriver(Version1) (MuxDispDriver.vhd) (1)
   UR: Watch(Behavioral) (Watch.vhd) (5)
   begin
        DISP : MuxDispDriver
        port map (Clk disp => clk,
                   HexCifre => HexCifre,
                   dpoints => "0000",
                   blanks => "0000",
                   Clk 1kHz => Clk 1kHz,
                   Clk lHz => open,
                             => an,
                             => seq,
                   seq
                             => dp);
        HexCifre
                          <= M & S:
        led(3 downto 0) <= S10th;</pre>
        UR : Watch
        port map (Clk => Clk lkHz,
                   Clear => btnD,
                   Enable => sw(1),
                           => H,
                           => M,
                           => S.
                   S10th => S10th,
```


RCO


end Behavioral;


=> RCO);





### "Vivado" Toplevel med Block Design til test af UR


















xlconcat\_1









Når man har lavet sit Block Design skal der laves en VHDL\_wrapper Gentag eventuelt hver gang der er lavet rettelser (ikke nødvendigt altid)

Hvis der er problemer så prøv Generate Output Products