



# Blokdiagram – Opbygningen af Stopur V1

1 2 3 Er "veldefinerede" styresignaler uden prel – vigtigt for (1) og (2)

MuxDisplay bruger en 100 MHz clk og leverer Clk\_1kHz som bruges i resten af kredsløbet  
Dette er ikke den helt optimale løsning, men kan godt accepteres i dette tilfælde.



# Download og udpak projektet: Stopwatch\_ver1.zip – så er du i gang



# Opgaver

Download og udpak projektet: Stopwatch\_ver1.zip – så er du igang

Din opgave er at implementere komponenterne markeret med ➡ og    
Bemærk at der allerede findes en ENTITY + en del af ARCHITECTURE + TestBench

## Design Sources (3)

### TopLevel\_StopWatch\_v1(Behavioral) (TopLevel\_StopWatch\_v1.vhd) (10)

#### ➡ Start\_Stop : Button(Toggle) (Button.vhd) (1)

U1 : debounce(behavioral) (debounce.vhd)

#### ➡ Lap : Button(Toggle) (Button.vhd) (1)

U1 : debounce(behavioral) (debounce.vhd)

#### ➡ Nulstil : Button(Pulse) (Button.vhd) (1)

U1 : debounce(behavioral) (debounce.vhd)

#### ➡ ResetUr : Reset\_Logik(Behavioral) (Reset\_logik.vhd)

### Uret : Watch(Baseret\_paa\_Bcd59) (Watch.vhd) (5)

Cnt99 : Bcd59\_Counter(BinaryVersion) (Bcd59\_Counter.vhd)

Cnt1\_10 : Bcd59\_Counter(TwoDigitBcdVersion) (Bcd59\_Counter.vhd)

CntSec : Bcd59\_Counter(TwoDigitBcdVersion) (Bcd59\_Counter.vhd)

CntMin : Bcd59\_Counter(TwoDigitBcdVersion) (Bcd59\_Counter.vhd)




CntHour : Bcd59\_Counter(TwoDigitBcdVersion) (Bcd59\_Counter.vhd)

#### ➡ Tiendel\_sek : Tenth\_sec(Behavioral) (Tenth\_sec.vhd)

#### ➡ Mellemtid : Lap\_Time\_Latch(Behavioral) (Lap\_Time\_Latch.vhd)

#### ➡ BBlogik : Blink\_Blank\_Logik(Behavioral) (Blink\_Blank\_Logik.vhd)

Display : MuxDisplay(Version2) (MuxDisplay.vhd)



```

7 ENTITY TopLevel_StopWatch_v1 IS
8     PORT ( clk: in  STD_LOGIC;
9           --sw : in  STD_LOGIC_VECTOR (15 downto 0);
10           led: out STD_LOGIC_VECTOR (15 downto 0);
11           btnL, btnC, btnR: in  STD_LOGIC;
12           seg: out STD_LOGIC_VECTOR (6 downto 0);
13           dp:  out STD_LOGIC;
14           an:  out STD_LOGIC_VECTOR (3 downto 0));
15 end TopLevel_StopWatch_v1;
16

```

```

17 ARCHITECTURE Behavioral of TopLevel_StopWatch_v1 is
18

```

```

19 COMPONENT Button
20     Generic( del: integer := 10);
21     Port ( Clk : in  STD_LOGIC;
22           Btn : in  STD_LOGIC;
23           Bout : out STD_LOGIC);
24 end COMPONENT;
25 signal Enable_hold:  STD_LOGIC;
26 signal Latch_visning: STD_LOGIC;
27 signal NulstilUr:    STD_LOGIC;
28

```

```

29 FOR Nulstil: Button use entity work.Button( Pulse); -- BEMERK VALG AF .. Pulse
30

```

```

31 COMPONENT Watch
32     Port ( Clk : in  STD_LOGIC; -- Clock = 1kHz
33           En : in  STD_LOGIC; -- En='1' => uret går
34           Clr : in  STD_LOGIC; -- Nulstil uret Async
35           Set : in  STD_LOGIC; -- Set uret til 23:59:59:999 Async
36           Hour : out STD_LOGIC_VECTOR (7 downto 0);
37           Min : out STD_LOGIC_VECTOR (7 downto 0);
38           Sec : out STD_LOGIC_VECTOR (7 downto 0);
39           Sec1_10 : out STD_LOGIC_VECTOR (3 downto 0); --1/10 sek
40           RCO: out STD_LOGIC); -- Tæl evt dage
41 end COMPONENT;
42 signal Sec1_10: STD_LOGIC_VECTOR (3 downto 0);
43

```

```


44 --Sådan man vælge en bestemt ARCHITECTURE til en given komponent - Uret
45 FOR Uret: Watch use entity work.Watch( Baseret_paa_Bcd59);
46 --Bemærk at den ARCHITECTURE som ligger sidst er default
47

```

```

48 COMPONENT Blink_Blank_Logics
49     Port ( Clk_1Hz : in  STD_LOGIC;
50           Latch_visning : in  STD_LOGIC;
51           Enable_hold : in  STD_LOGIC;
52           Minutter : in  STD_LOGIC_VECTOR (7 downto 0);
53           Dpoints : out STD_LOGIC_VECTOR (3 downto 0);
54           Blanks : out STD_LOGIC_VECTOR (3 downto 0));
55 end COMPONENT;

```



Default Architecture er Toggle

Default Architecture er Baseret\_paa\_Bcd9

```

57 COMPONENT Tenth_sec
58 Port ( Bcd : in STD_LOGIC_VECTOR (3 downto 0);
59       Leds : out STD_LOGIC_VECTOR (9 downto 0));
60 end COMPONENT;

```

```

62 COMPONENT Lap_Time_Latch
63 Port ( Sl_l0led : in STD_LOGIC_VECTOR (9 downto 0);
64       Sec : in STD_LOGIC_VECTOR (7 downto 0);
65       Min : in STD_LOGIC_VECTOR (7 downto 0);
66       Latch_visning : in STD_LOGIC;
67       Sl_l0ledOut : out STD_LOGIC_VECTOR (9 downto 0);
68       SecOut : out STD_LOGIC_VECTOR (7 downto 0);
69       MinOut : out STD_LOGIC_VECTOR (7 downto 0));
70 end COMPONENT;

```

```

71 signal Sec: STD_LOGIC_VECTOR (7 downto 0);
72 signal Min: STD_LOGIC_VECTOR (7 downto 0);
73 signal Sl_l0led: STD_LOGIC_VECTOR (9 downto 0);

```

```

75 COMPONENT Reset_logik
76 Port ( Reset : in STD_LOGIC;
77       Enable_hold : in STD_LOGIC;
78       Latch_visning : in STD_LOGIC;
79       Clear : out STD_LOGIC);
80 end COMPONENT;

```

```

81 signal Clear: STD_LOGIC;

```

```

83 COMPONENT MuxDisplay
84 Port (Clk_100MHz: in STD_LOGIC;
85       HexCifre: in STD_LOGIC_VECTOR (15 downto 0);
86       dpoints: in STD_LOGIC_VECTOR (3 downto 0);
87       blanks: in STD_LOGIC_VECTOR (3 downto 0);
88       Clk_1kHz: out STD_LOGIC;
89       Clk_1Hz: out STD_LOGIC;
90       an: out STD_LOGIC_VECTOR (3 downto 0);
91       seg: out STD_LOGIC_VECTOR (6 downto 0);
92       dp: out STD_LOGIC);

```

```


93 end COMPONENT;
94 Signal Clk_1kHz: STD_LOGIC;
95 Signal Clk_1Hz: STD_LOGIC;
96 Signal HexCifre: STD_LOGIC_VECTOR (15 downto 0);
97 Signal Dpoints: STD_LOGIC_VECTOR (3 downto 0);
98 Signal Blanks: STD_LOGIC_VECTOR (3 downto 0);


```

```

100 BEGIN
101   Start_Stop: Button PORT MAP(
102     Clk => Clk_1kHz , Btn => btnR, Bout => Enable_hold);
103
104   Lap: Button PORT MAP(
105     Clk => Clk_1kHz , Btn => btnC, Bout => Latch_visning);
106
107   Nulstil: Button PORT MAP(
108     Clk => Clk_1kHz , Btn => btnL, Bout => NulstilUr);

```





```
entity TB_Button is
end TB_Button;
--Husk at sætte denne TB_xxxxx til Toplevel
architecture Behavioral of TB_Button is
  COMPONENT Button is
    Generic( del: integer := 1000);
    Port ( Clk : in STD_LOGIC;
          Btn : in STD_LOGIC;
          Bout : out STD_LOGIC);
  end COMPONENT;
  signal Clk : STD_LOGIC := '0';
  signal Btn : STD_LOGIC := '0';
  signal Bout : STD_LOGIC;
```

Simulation Sources (8)

sim\_1 (8)

> TB\_Button(Behavioral) (TB\_Button.vhd) (2)

HUSK


```
FOR UUT: Button use entity work.Button( Toggle); --Prøv også Toggle og Pulse
```

```
begin
```


```
  UUT: Button Generic map( del => 20)
    Port map ( Clk => Clk,
              Btn => Btn,
              Bout => Bout);
```

```
  clk <= not clk after 10 ns;
  btn <= '1' after 100 ns, '0' after 200 ns,
        '1' after 300 ns, '0' after 1000 ns,
        '1' after 1300 ns, '0' after 2000 ns,
        '1' after 2500 ns, '0' after 3000 ns;
```

```
end Behavioral;
```




Name	Value
Clk	0
Btn	0
BtnOut[1:0]	3
[1]	1
[0]	1
Bout	0



Toggle

Name	Value
Clk	0
Btn	0
Btn...	3
[1]	1
[0]	1
Bout	0



Pulse

```
entity TB_Blink_Blank_Logik is
end TB_Blink_Blank_Logik;
architecture Behavioral of TB_Blink_Blank_Logik is
  COMPONENT Blink_Blank_Logic
    Port( Clk_1Hz : in STD_LOGIC;
          Latch_visning : in STD_LOGIC;
          Enable_hold : in STD_LOGIC;
          Minutter : in STD_LOGIC_VECTOR (7 downto 0);
          Dpoints : out STD_LOGIC_VECTOR (3 downto 0);
          Blanks : out STD_LOGIC_VECTOR (3 downto 0));
  end COMPONENT;

  Signal Clk_1Hz : STD_LOGIC := '0';
  Signal Latch_visning : STD_LOGIC := '0';
  Signal Enable_hold : STD_LOGIC := '0';
  Signal Minutter : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
  Signal Dpoints : STD_LOGIC_VECTOR (3 downto 0);
  Signal Blanks : STD_LOGIC_VECTOR (3 downto 0);

begin
  UUT: Blink_Blank_Logic Port map(
    Clk_1Hz => Clk_1Hz,
    Latch_visning => Latch_visning,
    Enable_hold => Enable_hold,
    Minutter => Minutter,
    Dpoints => Dpoints,
    Blanks => Blanks);

  Clk_1Hz <= not Clk_1Hz after 40 ns; -- Ikke lige 1 Hz :)
  Enable_Hold <= not Enable_Hold after 200 ns;
  Latch_visning <= not Latch_visning after 400 ns;

  Minutter <= Minutter +1 after 50 ns;
end Behavioral;
```




Simulation Sources (8)

sim\_1 (8)

TB\_Blink\_Blank\_Logik(Behavioral) (TB\_Blink\_Blank\_Logik.vhd) (1)

HUSK





end TB\_Mellemtid;

architecture Behavioral of TB\_Mellemtid is

COMPONENT Lap\_Time\_Latch

```
Port ( S1_10led : in STD_LOGIC_VECTOR (9 downto 0);
      Sec : in STD_LOGIC_VECTOR (7 downto 0);
      Min : in STD_LOGIC_VECTOR (7 downto 0);
      Latch_visning : in STD_LOGIC;
      S1_10ledOut : out STD_LOGIC_VECTOR (9 downto 0);
      SecOut : out STD_LOGIC_VECTOR (7 downto 0);
      MinOut : out STD_LOGIC_VECTOR (7 downto 0));
```

end COMPONENT;

```
Signal S1_10led : STD_LOGIC_VECTOR (9 downto 0) := (others=>'0');
Signal Sec : STD_LOGIC_VECTOR (7 downto 0) := (others=>'0');
Signal Min : STD_LOGIC_VECTOR (7 downto 0) := (others=>'0');
Signal Latch_visning: STD_LOGIC := '0';
Signal S1_10ledOut : STD_LOGIC_VECTOR (9 downto 0);
Signal SecOut : STD_LOGIC_VECTOR (7 downto 0);
Signal MinOut : STD_LOGIC_VECTOR (7 downto 0);
```

--Husk at sætte denne TB\_xxxxxx til Toplevel

begin

UUT: Lap\_Time\_Latch port map (

```
S1_10led => S1_10led,
Sec => Sec,
Min => Min,
Latch_visning => Latch_visning,
S1_10ledOut => S1_10ledOut,
SecOut => SecOut,
MinOut => MinOut);
```

Test\_Signaler: process

begin

```
S1_10led <= S1_10led(8 downto 0) & '1';
Sec <= Sec+1;
Min <= Min-1;
wait for 30 ns;
if S1_10led(9)='1' then
    S1_10led <= "000000";
    wait for 10 ns;
end if;
```

end process;

Latch\_signal: process

begin

```
wait for 150 ns;
Latch_visning <= '1';
wait for 250 ns;
Latch_visning <= '0';
```


end process;

end Behavioral;



sim\_1 (8)

TB\_Mellemtid(Behavioral) (TB\_Mellemtid.vhd) (1)



Simulation Sources (8)

sim\_1 (8)

TB\_Reset\_logik(Behavioral) (TB\_Reset\_logik.vhd) (1)

HUSK

```
entity TB_Reset_logik is
end TB_Reset_logik;

architecture Behavioral of TB_Reset_logik is
    COMPONENT Reset_logik
        Port ( Reset :          in STD_LOGIC;
              Enable_hold :    in STD_LOGIC;
              Latch_visning :  in STD_LOGIC;
              Clear :          out STD_LOGIC);
    end COMPONENT;

    signal Reset :          STD_LOGIC;
    signal Enable_hold :    STD_LOGIC;
    signal Latch_visning :  STD_LOGIC;
    signal Clear :          STD_LOGIC;



    signal REL: STD_LOGIC_VECTOR( 2 downto 0) := "000";

begin
    UUT: Reset_logik PORT MAP(
        Reset => Reset,
        Enable_hold => Enable_hold,
        Latch_visning => Latch_visning,
        Clear => Clear);

    REL <= REL + 1 after 50 ns; --Lav alle kombinationer

    Reset      <= REL(2);
    Enable_hold <= REL(1);
    Latch_visning <= REL(0);

end Behavioral;
```



```

entity TB_Tiendel_sek is
end TB_Tiendel_sek;

--Husk at sætte denne TB_xxxxxx til Toplevel

architecture Behavioral of TB_Tiendel_sek is
    COMPONENT Tenth_sec
    Port ( Bcd : in STD_LOGIC_VECTOR (3 downto 0);
          Leds : out STD_LOGIC_VECTOR (9 downto 0));
    end COMPONENT;

    Signal Bcd : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    Signal Leds : STD_LOGIC_VECTOR (9 downto 0);

begin

    UUT: Tenth_sec Port Map
        ( Bcd => Bcd,
          Leds => Leds);

    process
        variable BCDx: STD_LOGIC_VECTOR (3 downto 0) := "0000";
    begin
        for Testnr in 0 to 1 loop
            for i in 0 to 9 loop
                if BCDx < "1001" then
                    BCDx := BCDx+1;
                else
                    BCDx := "0000";
                end if;
                Bcd <= Bcdx;
                Wait for 20 ns;
            end loop; -- next i
        end loop; -- next Testnr
        -----Forever-----
        loop
            BCDx := BCDx+1;
            Bcd <= Bcdx;
            Wait for 20 ns;
        end loop;
        -----
    end process;
end Behavioral;

```

Bemærk brugen af for ... loop it TB

Name	Value
Bcd[3:0]	f
Leds[9:0]	3ff
Leds [3]	1
Leds [2]	1
Leds [1]	1
Leds [0]	1
Leds [9]	1
Leds [8]	1
Leds [7]	1
Leds [6]	1
Leds [5]	1
Leds [4]	1
Leds [3]	1
Leds [2]	1
Leds [1]	1
Leds [0]	1

