C-program og add funktion

```
/////////////// Funktion - add /////////////
int add( int a, int b)
                // c er en local variabel
{ int c;
                 // a og b er formelle parametre
  c = a + b;
 // altså de navne parametrene har inde i funktionen
  return c;
int a=5, b=3, c, sum; // a, b, c og sum er globale variable
void main()
  sum = add( a, b); // a og b bruges som aktuelle parametre
                  // resultatet returneres og lægges i sum
```

C-program og add funktion

```
int a=5, b=3, c, sum; // a, b, c og sum er globale variable
          /5////3// Funktion - add //////////////
int add( int a, int b)
  int c;
                // c er en local variabel
                 // a og b er formelle parametre
 // altså de navne parametrene har inde i funktionen
  return c;
void main()
  sum = add( a, b); // a og b bruges som aktuelle parametre
                  // resultatet returneres og lægges i sum
```


Add - komponent

Bemærk! – når man lægger tal sammen med VHDL skal antallet af bit i alle tal og resultat være det samme.

Hvis man vil kunne rumme a+b skal resultatet være 1 bit større.

at (a-temp) og bt (b-temp) er lavet et bit større og værdierne overført med '0' &

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity add is
    Port ( a : in STD LOGIC VECTOR (7 downto 0);
           b : in STD LOGIC VECTOR (7 downto 0);
           c : out STD LOGIC VECTOR (8 downto 0));
end add:
architecture Behavioral of add is
   signal at, bt: STD LOGIC VECTOR (8 downto 0);
begin
    at <= '0'& a;
    bt <= '0'& b;
    c <= at + bt;
end Behavioral;
```



```
PORT ( -- clk: in STD_LOGIC;

--sw : in STD_LOGIC_VECTOR (15 downto 0);

a: in STD_LOGIC_VECTOR (7 downto 0);

b: in STD_LOGIC_VECTOR (7 downto 0);

--led: out STD_LOGIC_VECTOR (15 downto 0);

sum: out STD_LOGIC_VECTOR (8 downto 0));

end Standard_toplevel;
```

```
ARCHITECTURE Version1 of Standard toplevel is
  component add
       port (a : in std logic vector (7 downto 0);
             b : in std logic vector (7 downto 0);
             c : out std logic vector (8 downto 0));
    end component:
   signal anet: std logic vector (7 downto 0);
   signal bnet\: std logic vector (7 downto 0);
BEGIN
                  Ekstern label = lokalt net
   anet <= a:
                Intern label (navn) i komponenten
  bnet <= b:
                             Ekstern label
  Ul : add
       port map (a => anet,
                                 Intern label kobles
                  b => bnet,
                                til ekstern label
                  c => sum);
END Version1:
```

Toplevel version 1, 2 og 3

```
ARCHITECTURE Version2 of Standard toplevel is

component add

port (a : in std_logic_vector (7 downto 0);

b : in std_logic_vector (7 downto 0);

c : out std_logic_vector (8 downto 0));

end component;

BEGIN

U2 : add

port map (a => a,

b => b,

c => sum);

END Version2;
```

```
ARCHITECTURE Version3 of Standard_toplevel is

component add

port (a : in std_logic_vector (7 downto 0);

b : in std_logic_vector (7 downto 0);

c : out std_logic_vector (8 downto 0));

end component;

signal c : std_logic_vector (8 downto 0);

BEGIN

sum <= c;


Positionen er vigtig - frarådes at bruge

U3 : add port map (a, b, c);

END Version3;
```

Version1

```
ARCHITECTURE Version1 of Standard_toplevel is
   component add
       port (a: in std logic vector (7 downto 0);
              b: in std logic vector (7 downto 0);
              c : out std logic vector (8 downto 0));
    end component;
   signal anet: std logic vector (7 downto 0);
    signal bnet : std logic vector (7 downto 0);
BEGIN
  anet <= a;
  bnet<= b:
  Ul : add
       port map (a =>anet,
                 b => bnet,
                 c => sum);
END Version1:
```



```
PORT ( -- clk: in STD_LOGIC;

--sw : in STD_LOGIC_VECTOR (15 downto 0);

a: in STD_LOGIC_VECTOR (7 downto 0);

b: in STD_LOGIC_VECTOR (7 downto 0);

--led: out STD_LOGIC_VECTOR (15 downto 0);

sum: out STD_LOGIC_VECTOR (8 downto 0));

end Standard_toplevel;
```

```
ARCHITECTURE Version2 of Standard_toplevel is

component add

port (a : in std_logic_vector (7 downto 0);

b : in std_logic_vector (7 downto 0);

c : out std_logic_vector (8 downto 0));

end component;

BEGIN


U2 : add

port map (a => a,

b => b,

c => sum);

END Version2;
```



Version3

```
PORT ( -- clk: in STD_LOGIC;

--sw : in STD_LOGIC_VECTOR (15 downto 0);

a: in STD_LOGIC_VECTOR (7 downto 0);

b: in STD_LOGIC_VECTOR (7 downto 0);

--led: out STD_LOGIC_VECTOR (15 downto 0);

sum: out STD_LOGIC_VECTOR (8 downto 0));

end Standard_toplevel;
```

```
ARCHITECTURE Version3 of Standard_toplevel is

component add

port (a: in std_logic_vector (7 downto 0);
b: in std_logic_vector (7 downto 0);
c: out std_logic_vector (8 downto 0));
end component;

signal c: std_logic_vector (8 downto 0);

BEGIN

SUM <= c;

U3: add port map (a, b, c);

END Version3;
```

