Multiplexed Display Start Help




Figure 7. Seven-segment display

For each of the four digits to appear bright and continuously illuminated, all four digits should be driven once every 1 to 16ms (for a refresh frequency of 1KHz to 60Hz). For example, in a 60Hz refresh scheme, the entire display would be refreshed once every 16ms, and each digit would be illuminated for ¼ of the refresh cycle, or 4ms. The controller must assure that the correct cathode pattern is present when the corresponding anode signal is driven. To illustrate the process, if AN1 is





Figure 8. Multiplexed 7seg display timing

asserted while CB and CC are asserted, then a "1" will be displayed in digit position 1. Then, if AN2 is asserted while CA, CB and CC are asserted, then a "7" will be displayed in digit position 2. If A1 and CB, CC are driven for 4ms, and then A2 and CA, CB, CC are driven for 4ms in an endless succession, the display will show "17" in the first two digits. Figure 8 shows an example timing diagram for a four-digit seven-segment controller.



VHDL Code of the MuxDisplay StartHelp

Download alle kildetekster fra Bb

```
2 library IEEE;
 3 use IEEE.STD LOGIC 1164.ALL;
  use IEEE.STD LOGIC ARITH.ALL;
5 use IEEE.STD LOGIC UNSIGNED.ALL;
   entity MuxDisplay StartHelp is
       Generic( n: integer := 20); -- Values from 0 to 20
       Port ( Clk : in STD LOGIC;
10
              Sw : in STD LOGIC VECTOR (1 downto 0);
             Segm : out STD LOGIC VECTOR (1 to 8);
12
             An : out STD LOGIC VECTOR (3 downto 0));
   end MuxDisplay StartHelp;
  architecture Behavioral of MuxDisplay StartHelp is
16
      signal Counter: STD LOGIC VECTOR (35 downto 0) := X"123456789";
17
      signal Cnt2bit: STD LOGIC VECTOR ( 1 downto 0) := "00";
18
      signal Hex: STD LOGIC VECTOR ( 3 downto 0);
19
      signal abcdefg: STD LOGIC VECTOR (1 to 7); -- & Decimal Point
20
      signal Scalecnt: integer;
21
22
      COMPONENT Hex2 7segment v1
23
      PORT ( Hex : IN STD LOGIC VECTOR (3 downto 0);
24
            abcdefg: OUT STD LOGIC VECTOR(1 to 7));
25
      END COMPONENT;
26
27
      ----- Please use your decoder here ------
28
      U1: Hex2 7segment v1 PORT MAP( Hex => Hex, abcdefg => abcdefg);
29
30
      Segm <= abcdefg & '1'; -- & Decimal Point
31
32
  -- TestCounter: process(Clk) -- Remove the comments to use
34 -- begin
       if rising edge (Clk) then
        Counter <= Counter+1;
         end if:
38 -- end process;
```

39

```
ScaleProcess: PROCESS(Clk, Sw)
    variable Scale count: integer range 0 to 50000000 := 0;
    variable xScale:
                      integer range 0 to 50000000 := 0;
                       integer := 50000000/3;
    constant x3Hz:
    constant x75Hz:
                       integer := 50000000/75;
    constant x200Hz:
                       integer := 50000000/200;
    constant x10MHz:
                       integer := 50000000/10000000; -- For simulation |
      ------ Select a xScale for clk scaling ------
    case Sw is
       when "00" => xScale := x10MHz;
       when "01" => xScale := x3Hz;
       when "10" =>
                     xScale := x75Hz;
       when others => xScale := x200Hz;
    ----- Wait for a 50 MHz _+-- edge
    if rising edge (Clk) then
       Scale count := Scale count+1;
       if Scale count > xScale then
         Scale count := 1;
         Cnt2bit
                    <= Cnt2bit+1; -- The Two bit Counter
       end if;
       ScaleCnt <= Scale count;</pre>
    end if;
l end process;
 -- Multiplexer for the Hex selection -----
```

```
with Cnt2bit select
      Hex <=
                Counter (n+15 downto n+12) when "11",
                Counter( n+11 downto n+8) when "10",
                Counter (n+7 downto n+4) when "01",
                Counter (n+3 downto n) when others;
      -- Encoder (1 of 4) for the An selection -----
      with Cnt2bit select
     An \leq= "1110" when "00",
           "1101" when "01",
           "1011" when "10",
           "0111" when others:
82 end Behavioral;
```

44

45

47 48

49

50

52

53

55

57

59

64

65

67

68

69

72

73


74

75

76

79

Block diagram of the principles behind a multiplexed display



```
2 library IEEE;
 3 use IEEE.STD LOGIC 1164.ALL;
 4 use IEEE.STD LOGIC ARITH.ALL;
 5 use IEEE.STD LOGIC UNSIGNED.ALL;
   entity Hex2 7segment v1 is
       Port ( Hex : in STD LOGIC VECTOR (3 downto 0);
             abcdefg: out STD LOGIC VECTOR (1 to 7));
   end Hex2 7segment v1;
11
  architecture Behavioral of Hex2 7segment v1 is
12
      signal a,b,c,d,e,f,g: STD LOGIC;
13
      signal Hexi: integer range 0 to 15;
14
15 begin
      Hexi <= conv integer( Hex); -- Convert to integer</pre>
16
      abcdefg <= a & b & c & d & e & f & g; -- Concentate to vector
17
18
19
      a <= '1' when Hexi=1 or Hexi=4 or Hexi=11 or Hexi=13 else '0';
20
      with Hexi select
21
      b \le 1' when 5|6|11|12|14|15,
22
           '0' when others;
23
24
      c \le (not Hex(3) and not Hex(2) and
                                           Hex(1) and not Hex(0)) or -- "0010"
25
26
               Hex(3) and
                             Hex(2) and not Hex(1) and not Hex(0) or -- "1100"
                             Hex(2) and
                                           Hex(1) and not Hex(0)) or -- "1110"
27
               Hex(3) and
                                                       Hex(0)); -- "1111"
               Hex(3) and
                             Hex(2) and
                                           Hex(1) and
28
29
      process (Hexi)
30
      begin
31
         d <= '0'; -- It's only in a process that default values allowed
32
         if (Hexi=1) or (Hexi=4) or (Hexi=7) or (Hexi=10) or (Hexi=15) then
33
           d <= '1';
34
         end if:
35
36
      end process;
37
      process (Hexi)
38
      begin
39
40
         if (Hexi=1) or (Hexi=3) or (Hexi=4) or (Hexi=5) or (Hexi=7) or Hexi=9 then
41
            e <= '1';
         else
42
                             01234567
            e <= '0';
43
         end if:
44
      end process;
45
```


Two versions of Hex to 7 segment component

```
process ( Hexi)
47
       begin
48
49
          case Hexi is
             when 1|2|3|7|13 \Rightarrow f \leq '1';
50
             when others
                              => f <= '0';
51
          end case;
53
       end process;
54
55
       process (Hexi)
56
          constant Segm q: STD LOGIC VECTOR( 0 to 15) := "1100000100001000";
57
          g <= Segm g(Hexi);
58
       end process;
  end Behavioral;
```

```
library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
   use IEEE.STD LOGIC ARITH.ALL;
   use IEEE.STD LOGIC UNSIGNED.ALL;
   entity Hex2 7segment v2 is
        Port ( Hex :
                      IN STD LOGIC VECTOR (3 downto 0);
               abcdefg: OUT STD LOGIC VECTOR (1 to 7));
   end Hex2 7segment v2;
11
   architecture Behavioral of Hex2 7segment v2 is
   begin
13
      WITH Hex SELECT
14
       abcdefg <= "0000001" WHEN "0000", --OUTPUT WHEN INPUT
15
16
                  "1001111" WHEN "0001",
17
                  "0010010" WHEN "0010",
18
                  "0000110" WHEN "0011",
19
                  "1001100" WHEN "0100",
20
                  "0100100" WHEN "0101",
21
                  "0100000" WHEN "0110",
22
                  "0001111" WHEN "0111",
                  "0000000" WHEN "1000",
24
                  "0000100" WHEN "1001",
25
                  "0001000" WHEN "1010",
26
                  "1100000" WHEN "1011",
                  "0110001" WHEN "1100",
27
                  "1000010" WHEN "1101",
                  "0110000" WHEN "1110",
29
30
                  "0111000" WHEN "1111",
                  "0000000" WHEN OTHERS:
   end Behavioral;
```

Simulation of the MuxDisplay StartHelp

Bemærk! Denne simulation kræver blot at man opretter en TestBench – den vil kunne bruges uden der skal skives en eneste linje VHDL kode



BASYS - pins

NEXYS2 - pins

50 MHz Clock = P54 50 MHz Clock = B8




Figure 8: Nexys2 I/O devices and circuits

Remember to add "P" to the pin numbers

7seg

Display

Content of the UCF (User Constrain File) – Depend on the kit used

B A S Y S - kit

```
#----- 7 Segment display
NET "An<0>" LOC = "p34" ;
NET "An<1>"
            LOC = "p33";
NET "An<2>" LOC = "p32"
NET "An<3>"
              LOC = "p26"
NET "Segm<1>"
              LOC = "p25"; #a segment
NET "Segm<2>"
              LOC = "p16"
                             #b
NET "Segm<3>"
              LOC = "p23";
                             #c
NET "Segm<4>"
              LOC = "p21"
                             #d
NET "Segm<5>"
              LOC = "p20"
                             #e
NET "Segm<6>"
              LOC = "p17"
                             #f
NET "Segm<7>"
              LOC = "p83"
                             #q
NET "Segm<8>"
              LOC = "p22";
                             #Dp
#NET "Btn<0>"
                 LOC = "p69"
              LOC = "p48";
#NET "Btn<1>"
              LOC = "p47";
#NET "Btn<2>"
                LOC = "p41";
#NET "Btn<3>"
              LOC = "p15";
#NET "Ld<0>"
#NET "Ld<1>"
              LOC = "p14";
#NET "Ld<2>"
              LOC = "p8";
#NET "Ld<3>"
              LOC = "p7"
#NET "Ld<4>"
              LOC = "p5"
#NET "Ld<5>"
              LOC = "p4"
#NET "Ld<6>"
              LOC = "p3"
              LOC = "p2";
#NET "Ld<7>"
NET "Sw<0>"
              LOC = "p38";
NET "Sw<1>"
              LOC = "p36";
#NET "Sw<2>"
              LOC = "p29"
#NET "Sw<3>"
              LOC = "p24"
#NET "Sw<4>"
              LOC = "p18"
#NET "Sw<5>"
              LOC = "p12"
#NET "Sw<6>"
              LOC = "p10"
#NET "Sw<7>"
              LOC = "p6"
NET "Clk" LOC = "p54" ; #Clk 50MHz
```

N E X Y S - kit

```
##---- 7 Segment display
NET "An<0>" LOC = "F17"
NET "An<1>" LOC = "H17"
NET "An<2>" LOC = "C18"
NET "An<3>" LOC = "F15"
NET "Segm<1>" LOC = "L18" ; #a - Segment
NET "Seqm<2>" LOC = "F18"
                           ; #b
NET "Seqm<3>" LOC = "D17"
                              #c
NET "Seqm<4>"
              LOC = "D16"
                              #d
NET "Segm<5>"
              LOC = "G14"
                              #e
NET "Segm<6>"
              LOC = "J17"
                              #f
NET "Segm<7>"
              LOC = "H14"
                              #g
NET "Seqm<8>"
              LOC = "C17"
                              #dp
 #NET "Btn<0>" LOC = "B18"
 #NET "Btn<1>" LOC = "D18"
 #NET "Btn<2>" LOC = "E18"
 #NET "Btn<3>"
                LOC = "H13"
 #NET "Ld<0>"
              LOC = "J14"
 #NET "Ld<1>"
              LOC = "J15"
 #NET "Ld<2>"
              LOC = "K15"
 #NET "Ld<3>"
              LOC = "K14"
 #NET "Ld<4>"
              LOC = "E17"
 #NET "Ld<5>"
              LOC = "P15"
 #NET "Ld<6>"
              LOC = "F4";
 #NET "Ld<7>"
              LOC = "R4"
NET "Sw<0>"
              LOC = "G18"
NET "Sw<1>"
              LOC = "H18"
 #NET "Sw<2>"
              LOC = "K18"
 #NET "Sw<3>"
              LOC = "K17"
 #NET "Sw<4>"
              LOC = "L14"
 #NET "Sw<5>"
              LOC = "L13"
 #NET "Sw<6>"
              LOC = "N17"
 #NET "Sw<7>"
              LOC = "R17"
              LOC = "B8"; # Clk 50 MHz
NET "Clk"
```