
Blokdiagram – Opbygningen af Stopur V1






Er "veldefinerede" styresignaler uden prel – vigtigt for (1) og (2)

MuxDisplay bruger en 100 MHz clk og leverer Clk_1kHz som bruges i resten af kredsløbet Dette er ikke den helt optimale løsning, men kan godt accepteres i dette tilfælde.




Download og udpak projektet: Stopwatch_ver1.zip – så er du i gang







Download og udpak projektet: Stopwatch_ver1.zip – så er du igang
Din opgave er at implementere komponenterne markeret med → og □□□□
Bemærk at der allerede findes en ENTITY + en del af ARCHITECTURE + TestBench

- ∨ □ Design Sources (3)
 - ▼ TopLevel_StopWatch_v1(Behavioral) (TopLevel_StopWatch_v1.vhd) (10)
 - → Start_Stop: Button(Toggle) (Button.vhd) (1)
 - U1: debounce(behavioral) (debounce.vhd)
 - V Dap: Button(Toggle) (Button.vhd) (1)
 - U1: debounce(behavioral) (debounce.vhd)
 - → Nulstil: Button(Pulse) (Button.vhd) (1)
 - U1 : debounce(behavioral) (debounce.vhd)
 - ResetUr : Reset_logik(Behavioral) (Reset_logik.vhd)
 - ✓ Uret: Watch(Baseret_paa_Bcd59) (Watch.vhd) (5)
 - Cnt99 : Bcd59_Counter(BinaryVersion) (Bcd59_Counter.vhd)
 - Cnt1_10: Bcd59_Counter(TwoDigitBcdVersion) (Bcd59_Counter.vhd)
 - CntSec: Bcd59 Counter(TwoDigitBcdVersion) (Bcd59 Counter.vhd)
 - CntMin: Bcd59_Counter(TwoDigitBcdVersion) (Bcd59_Counter.vhd)
 - CntHour: Bcd59_Counter(TwoDigitBcdVersion) (Bcd59_Counter.vhd)
 - Tiendel_sek: Tenth_sec(Behavioral) (Tenth_sec.vhd)
 - Mellemtid: Lap_Time_Latch(Behavioral) (Lap_Time_Latch.vhd)
 - BBLogik: Blink_Blank_Logic(Behavioral) (Blink_Blank_Logic.vhd)
 - Display: MuxDisplay(Version2) (MuxDisplay.vhd)







```
PORT ( clk: in STD LOGIC;
                                                                                             Stopur_v1
                                                                                                                            Minutter
                                                                                                                                             Sekunder
              --sw : in STD LOGIC VECTOR (15 downto 0);
               led: out STD LOGIC VECTOR (15 downto 0);
                                                                          Start/Stop→
                                                                                           btnR
                                                                                                         Seg(6:0)
               btnL, btnC, btnR: in STD LOGIC;
12
                seg: out STD LOGIC VECTOR (6 downto 0);
                                                                                                              dp
                dp: out STD LOGIC;
                                                                                                          An(3:0)
                                                                                           btnC
                                                                                 Lap →
                an: out STD LOGIC VECTOR (3 downto 0));
     end TopLevel StopWatch_vl;
                                                                                           btnL
                                                                                                       Led(15:4)
                                                                               Reset →
     ARCHITECTURE Behavioral of TopLevel StopWatch vl is
                                                                                                                   Lysdioderne angiver 1/10 sek (vist = 0.2 sek)
19 ⊖
         COMPONENT Button
                                                                            Default Architecture er Toggle
20
             Generic( del: integer := 10);
21
             Port ( Clk : in STD_LOGIC;
22
                   Btn : in STD LOGIC;
23
                   Bout : out STD LOGIC);
24 €
         end COMPONENT;
         signal Enable_hold: STD LOGIC;
26
         signal Latch_visning: STD LOGIC;
27
         signal NulstilUr:
                              STD LOGIC;
         FOR Nulstil: Button use entity work.Button( Pulse); -- BEMERK VALG AF .. Pulse
         COMPONENT Watch
31 🖯
             Port ( Clk :
                             in STD LOGIC; -- Clock = 1kHz
                    En :
                             in STD LOGIC; -- En='1' => uret går
                             in STD LOGIC; -- Nulstil uret Async
                   Clr :
                             in STD LOGIC; -- Set uret til 23:59:59:999 Async
                   Set :
                             out STD LOGIC VECTOR (7 downto 0);
                   Hour :
                   Min :
                             out STD LOGIC VECTOR (7 downto 0);
                             out STD LOGIC VECTOR (7 downto 0);
                   Secl_10 : out STD LOGIC VECTOR (3 downto 0); --1/10 sek
40
                             out STD LOGIC); -- Tæl evt dage
41 🖨
         end COMPONENT;
         signal Secl_10: STD_LOGIC_VECTOR (3 downto 0);
43
         --Sådan man vælge en bestemt ARCHITECTURE til en given komponent - Uret
45
         FOR Uret: Watch use entity work.Watch( Baseret paa Bcd59);
                                                                      Default Architecture er Baseret_paa_Bcd9
         --Bemærk at den ACHTECTURE som ligger sidst er default
48 🖨
         COMPONENT Blink_Blank_Logic
49
             Port ( Clk 1Hz :
                                   in STD LOGIC;
50
                   Latch visning : in STD LOGIC;
                   Enable hold:
                                   in STD LOGIC;
                                   in STD LOGIC VECTOR (7 downto 0);
                   Minutter :
                    Dpoints :
                                   out STD LOGIC VECTOR (3 downto 0);
                                   out STD LOGIC VECTOR (3 downto 0));
                   Blanks :
55 🖨
         end COMPONENT;
```

ENTITY TopLevel_StopWatch_vl IS

9

10

11

13

14

16

18

25

28 29

30

32

33

34

35

36

37

38

39

42

44

51

52

53

54

```
out STD LOGIC VECTOR (7 downto 0);
 68
                      SecOut :
 69
                     MinOut:
                                    out STD LOGIC VECTOR (7 downto 0));
 70 🗇
           end COMPONENT;
 71
                            STD LOGIC VECTOR (7 downto 0);
           signal Sec:
 72
                            STD LOGIC VECTOR (7 downto 0);
           signal Min:
 73
          signal S1_101ed: STD LOGIC VECTOR (9 downto 0);
 74
 75 ⊖
           COMPONENT Reset logik
 76
               Port ( Reset :
                                      in STD LOGIC;
 77
                     Enable_hold : in STD LOGIC;
 78
                     Latch_visning : in STD LOGIC;
 79
                                      out STD LOGIC);
                     Clear :
 80 🖨
           end COMPONENT;
 81
           signal Clear: STD_LOGIC;
 82
 83 🖯
          COMPONENT MuxDisplay
 84
            Port (Clk_100MHz: in STD LOGIC;
 85
                  HexCifre: in STD LOGIC VECTOR (15 downto 0);
                  dpoints: in STD LOGIC VECTOR (3 downto 0);
 86
 87
                  blanks: in STD LOGIC VECTOR (3 downto 0);
                                                                                                      Start Stop
 88
                  Clk lkHz: out STD LOGIC;
 89
                  Clk_lHz: out STD LOGIC;
                                                                                                   Btn
                                                                                                                 Bout
                                                                                 btnR 
 90
                             out STD LOGIC VECTOR (3 downto 0);
                                                                                                   Clk
 91
                  seg:
                             out STD LOGIC VECTOR (6 downto 0);
 92
                             out STD LOGIC);
                  dp:
                                                                                                     Button_toggle
 93 🗀
          end COMPONENT;
          Signal Clk 1kHz:
 94
                                STD LOGIC;
                                                                                                         Lap
 95
          Signal Clk 1Hz:
                                STD LOGIC;
 96
          Signal HexCifre:
                                STD_LOGIC_VECTOR (15 downto 0);
                                                                                                   Btn
                                                                                                                 Bout
                                STD LOGIC VECTOR (3 downto 0);
 97
                                                                                                                                              ResetUr
          Signal Dpoints:
                                                                                 btnC
                                                                                                   Clk
                                STD LOGIC VECTOR (3 downto 0);
 98
          Signal Blanks:
 99
                                                                                                                                  Enable_hold
                                                                                                     Button toggle
100
                                                                                                                                 Latch_visning
                                                                                                                                                        Clear
101 🗇
           Start Stop: Button PORT MAP (
                                                                                                        Nulstil
                                                                                                                                       Reset
102 (
                  Clk => Clk lkHz , Btn => btnR, Bout => Enable hold);
103
                                                                                                                                             Reset_logik
                                                                                                   Btn
                                                                                                                 Bout
104 ⊖
           Lap: Button PORT MAP (
                                                                                 btnL
                                                                                                   Clk
105 🖨
                 Clk => Clk_lkHz , Btn => btnC, Bout => Latch_visning);
106
                                                                                                     Button_pulse
107 ⊖
           Nulstil: Button PORT MAP (
108 🖨
                 Clk => Clk lkHz , Btn => btnL, Bout => NulstilUr);
```

57 🖨

58

59

60 (

61 ; 62 🖨

63

64

65

66

67

COMPONENT Tenth sec

COMPONENT Lap_Time_Latch

Min :

end COMPONENT;

Port (Bcd : in STD LOGIC VECTOR (3 downto 0);

Latch visning : in STD LOGIC;


Leds : out STD LOGIC VECTOR (9 downto 0));

Port (S1_10led: in STD LOGIC VECTOR (9 downto 0);


in STD LOGIC VECTOR (7 downto 0);

in STD LOGIC VECTOR (7 downto 0);


S1_101edOut : out STD LOGIC VECTOR (9 downto 0);







```
entity TB_Reset_logik is
end TB Reset logik;
architecture Behavioral of TB_Reset_logik is
    COMPONENT Reset logik
        Port ( Reset :
                       in STD LOGIC;
                                                    Enable hold
              Enable_hold : in STD LOGIC;
                                                    Latch visning
              Latch visning : in STD LOGIC;
                                                         Reset
                         out STD LOGIC);
    end COMPONENT;
    signal Reset :
                         STD LOGIC;
    signal Enable_hold : STD LOGIC;
    signal Latch_visning : STD LOGIC;
    signal Clear :
                          STD LOGIC;
    signal REL: STD LOGIC VECTOR( 2 downto 0) := "000";
    UUT: Reset_logik PORT MAP(
           Reset => Reset,
           Enable_hold => Enable_hold,
            Latch_visning => Latch_visning,
            Clear => Clear);
    REL <= REL + 1 after 50 ns; -- Lav alle kombinationer
    Reset
                  <= REL(2);
    Enable hold <= REL(1);
    Latch visning <= REL(0);
end Behavioral;
```



ResetUr

Reset logik

Clear

```
Simulation Sources (8)
                                                                                                     HUSK
                                                                                                                    Tiendel sek.vhd
                                                        entity TB Tiendel sek is
                                                           TB_Tiendel_sek(Behavioral) (TB_Tiendel_sek.vhd) (1)
end TB Tiendel sek;
-- Husk at sætte denne TB xxxxxx til Toplevel
architecture Behavioral of TB_Tiendel_sek is
   COMPONENT Tenth sec
   Port ( Bcd : in STD LOGIC VECTOR (3 downto 0);
         Leds : out STD LOGIC VECTOR (9 downto 0));
   end COMPONENT;
   Signal Bcd : STD LOGIC VECTOR (3 downto 0) := "0000";
   Signal Leds: STD LOGIC VECTOR (9 downto 0);
begin
   UUT: Tenth sec Port Map
         ( Bcd => Bcd,
         Leds => Leds);
    process
                                                             Bemærk brugen af for ... loop it TB
       variable BCDx: STD LOGIC VECTOR (3 downto 0) := "0000";
   begin
       for Testnr in 0 to 1 loop
                                    Name
                                                    Value
          for i in 0 to 9 loop
                                                               1\2\3\4\5\6\7\8\9\0\1\2\3\4\5\6\7\8\9\0\1\2\3\4\5\6\7\8\9\@\b\e\d\e\f\0\1\2\3\4
                                     ■ Bcd[3:0]
              if BCDx < "1001" then
                                        1 [3]
                  BCDx := BCDx+1:
              else
                                        1 [2]
                  BCDx := "0000";
                                        1 [1]
              end if:
                                        Ja [0]
              Bcd <= Bcdx;
                                     ■ Leds[9:0]
                                                   3ff
                                                               X0X0X0X0XC
              Wait for 20 ns;
         end loop; -- next i
                                        🌡 [9]
       end loop; -- next Testnr
                                        14 [8]
       -----Forever--
                                        7
                                        14 [6]
         BCDx := BCDx+1;
         Bcd <= Bcdx;
                                        1 [5]
         Wait for 20 ns:
                                        J [4]
      end loop;
                                        1 [3]
                                        1 [2]
   end process;
end Behavioral:
                                        1 [1]
                                        🌡 [0]
```