

The Basys3 board contains one four-digit common anode seven-segment LED display. Each of the four digits is composed of seven segments arranged in a "figure 8" pattern, with an LED embedded in each segment. Segment LEDs can be individually illuminated, so any one of 128 patterns can be displayed on a digit by illuminating certain LED segments and leaving the others dark, as shown in Fig 17. Of these 128 possible patterns, the ten corresponding to the decimal digits are the most useful.




Figure 17. An un-illuminated seven-segment display, and nine illumination patterns corresponding to decimal digits

The anodes of the seven LEDs forming each digit are tied together into one "common anode" circuit node, but the LED cathodes remain separate, as shown in Fig 18. The common anode signals are available as four "digit enable" input signals to the 4-digit display. The cathodes of similar segments on all four displays are connected into seven circuit nodes labeled CA through CG (so, for example, the four "D" cathodes from the four digits are grouped together into a single circuit node called "CD"). These seven cathode signals are available as inputs to the 4-digit display. This signal connection scheme creates a multiplexed display, where the cathode signals are common to all digits but they can only illuminate the segments of the digit whose corresponding anode signal is asserted.

The anodes of the seven LEDs forming each digit are tied together into one "common anode" circuit node, but the LED cathodes remain separate, as shown in Fig 18. The common anode signals are available as four "digit enable" input signals to the 4-digit display. The cathodes of similar segments on all four displays are connected into seven circuit nodes labeled CA through CG (so, for example, the four "D" cathodes from the four digits are grouped together into a single circuit node called "CD"). These seven cathode signals are available as inputs to the 4-digit display. This signal connection scheme creates a multiplexed display, where the cathode signals are common to all digits but they can only illuminate the segments of the digit whose corresponding anode signal is asserted.

To illuminate a segment, the anode should be driven high while the cathode is driven low. However, since the Basys3 uses transistors to drive enough current into the common anode point, the anode enables are inverted. Therefore, both the ANO..3 and the CA..G/DP signals are driven low when active.




Figure 18. Common anode circuit node

A scanning display controller circuit can be used to show a four-digit number on this display. This circuit drives the anode signals and corresponding cathode patterns of each digit in a repeating, continuous succession at an update rate that is faster than the human eye can detect. Each digit is illuminated just one-fourth of the time, but because the eye cannot perceive the darkening of a digit before it is illuminated again, the digit appears continuously illuminated. If the update, or "refresh", rate is slowed to around 45 hertz, a flicker can be noticed in the display.

For each of the four digits to appear bright and continuously illuminated, all four digits should be driven once every 1 to 16ms, for a refresh frequency of about 1KHz to 60Hz. For example, in a 62.5Hz refresh scheme, the entire display would be refreshed once every 16ms, and each digit would be illuminated for 1/4 of the refresh cycle, or 4ms. The controller must drive low the cathodes with the correct pattern when the corresponding anode signal is driven high. To illustrate the process, if ANO is asserted while CB and CC are asserted, then a "1" will be displayed in digit position 1. Then, if AN1 is asserted while CA, CB, and CC are asserted, a "7" will be displayed in digit position 2. If ANO, CB, and CC are driven for 4ms, and then AN1, CA, CB, and CC are driven for 4ms in an endless succession, the display will show "71" in the first two digits. An example timing diagram for a four-digit controller is shown in Fig 19.






Figure 19. Four digit scanning display controller timing diagram

Der er med andre ord behov for at lave et kredsløb med Multipleksere, Decodere og senere tællere.



Muxdisplay - Opgave 1 – Lav et projekt og få "hul igennem"





Specify the type of project to create.

RTL Project
 You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
 Do not specify sources at this time



Default Part Choose a default Xilinx part or board for your project. Parts | Boards Reset All Filters Package: cpg236 Temperature: All Remaining Category: Artix-7 All Remaining Family: Speed: Static power: Search: Q-Part Available IOBs FlipFlops Block RAMs I/O Pin Count LUT Elements Ultra RAMs DSPs xc7a15tcpg236-1 45 236 106 10400 20800 25 0 xc7a35tcpg236-1 106 20800 41600 90 236 50 0 xc7a50tcpg236-1 236 75 106 32600 65200 0 120










Add Source - nyt design











```
Sources
                                    ? _ D G X
   Q 🛨 | 💠 | 🛨 | 🔞 0
   ✓ Design Sources (1)
        MuxDisp_Top(MitDesign) (MuxDisp_Top.vhd)
   > Constraints
   Simulation Sources (1)
      > = sim_1(1)
   > In Utility Sources
              Libraries Compile Order
   Hierarchy
entity MuxDisp Top is
    Port ( clk : in STD LOGIC;
           sw : in STD LOGIC VECTOR (15 downto 0);
           led : out STD LOGIC VECTOR (15 downto 0);
          btnU, btnL, btnC, btnR, btnD : in STD LOGIC;
           seg : out STD LOGIC VECTOR (6 downto 0);
           dp : out STD LOGIC;
           an : out STD LOGIC VECTOR (3 downto 0));
end MuxDisp Top;
architecture MitDesign of MuxDisp Top is
begin
```

end MitDesign;

Add Sources – Constraints .. Hent Basys3_Master.XDC fra Blackboard













```
Project Summary
                × MuxDisp_Top.vhd
                                       Basys3 Master.xdc
C:/XUP_E19/Lek_02/Muxdisplay/Muxdisplay.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc
        ★ | → | X | □ | □ | X | // | □ | ♀
 10 # Clock signal
     set property -dict { PACKAGE PIN W5 IOSTANDARD LVCMOS33 } [get ports clk]
    create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports clk]
 13
 14 # Switches
     set property -dict { PACKAGE_PIN V17
                                             IOSTANDARD LVCMOS33 } [get ports {sw[0]}]
 16 set property -dict { PACKAGE PIN V16
                                             IOSTANDARD LVCMOS33 } [get ports {sw[1]}]
 17 set property -dict { PACKAGE PIN W16
                                             IOSTANDARD LVCMOS33 } [get ports {sw[2]}]
```


```
34 E
     entity MuxDisp Top is
35
         Port ( clk : in STD LOGIC;
                                                                                           led(15:0)
36 1
                 sw : in STD LOGIC VECTOR (15 downto 0);
                                                                   sw(15:0)
                                                                              XILINX ..
37
                 led : out STD LOGIC VECTOR (15 downto 0);
                                                                  btnU-
                                                                                            seg(6:0)
38
                 btnU, btnL, btnC, btnR, btnD : in STD LOGIC;
                                                                              XC7A200T
                                                                  btnL
                 seg : out STD LOGIC VECTOR (6 downto 0);
39
                                                                              FBG676
                                                                                               🔷 dp
                                                                  btnC
40
                 dp : out STD LOGIC;
                                                                  btnR
                                                                                            an(3:0)
41
                 an : out STD LOGIC VECTOR (3 downto 0));
                                                                  btnD '
     end MuxDisp Top;
43
  architecture MitDesign of MuxDisp Top is
                                                                           Vigtigt at forstå ang. VHDL
45
    begin
                                                                           Entity beskriver grænse-
          -- 2x7-bit Mux til Hex koder og 2x1-bit Mux til dp
47
                                                                           fladen til en komponent
48 !
         seg <= sw(15 downto 9) when btnD='1' else
                 sw ( 7 downto 1);
                                                                           Signaler kan enten være
50 1
                                                                           in, out eller inout
         dp <= sw(8) when btnD='1' else
                                              Hvad bliver resultatet
                 sw(0);
                                              af den VHDL kode?
                                                                         VECTOR angiver busser.
53 ;
                                                                           STD LOGIC bør anvendes
54 .
        an(3) \le not btnL;
55 !
        an(2) <= not btnR;
                                                                           i forbindelse med entity
         an(1) <= not btnD; -- Digit(1) valgt når btnD er trykket ned</pre>
                                                                           Architecture beskriver
         an(0) <= btnD; -- Digit(0) valgt når btnD er sluppet
                                                                           funktionaliteten af
         led
                <= not sw:
                                                                           komponenten.
60 ← end MitDesign;
```



























```
architecture MitDesign of MuxDisp Top is
begin
    -- 2x7-bit Mux til Hex koder og 2x1-bit Mux til dp
    seq <= sw(15 downto 9) when btnD='1' else
           sw ( 7 downto 1);
    dp \leq sw(8) when btnD='1' else
           sw(0);
    an (3) \le not btnL;
    an (2) \le not btnR;
    an(1) <= not btnD; -- Digit(1) valgt når btnD er trykket ned
    an(0) <= btnD; -- Digit(0) valgt når btnD er sluppet
    led
          <= not sw;
end MitDesign;
```



Muxdisplay - Opgave 2 – Lav en Hex27segment decocer komponent

Hex27segment sw(3:0) Hex(3:0) B 9 R B C B E F seg(6:0)

Begynd med en sandhedstabel og skriv VHDL kode

Eller find hjælp i language templates

Hex27segment decoder

Y INISC

find inspiration under Misc eller i lærebogen


Listing 8.28 VHDL Description of the Seven-Segment Display Decoder Module


7-Segment Display Hex Conversion




seg(6:0)


Hex(3:0)	seg(0)	Segments					seg(6)
	а	b	С	d	е	f	g
0000	0	0	0	0	0	0	1
0001							
0010							
0011							
0100							
0101							
0110							
0111							
1000							
1001							
1010							
1011							
1100							
1101							
1110							
1111							







<u>F</u>inish



```
entity Hex27Segment is
    Port ( HEX : in STD_LOGIC_VECTOR (3 downto 0);
        LED : out STD_LOGIC_VECTOR (6 downto 0));
end Hex27Segment;
architecture Behavioral of Hex27Segment is
begin
end Behavioral;
```

```
entity Hex27Segment is
    Port ( HEX : in STD LOGIC VECTOR (3 downto 0);
          LED : out STD LOGIC VECTOR (6 downto 0));
end Hex27Segment;
architecture Behavioral of Hex27Segment is
begin
-- segment encoinputg
   5 | | 1
-- 4 | | 2
    with HEX SELect
  LED<= "1111001" when "0001",
         "0100100" when "0010",
         "0110000" when "0011",
         "0011001" when "0100",
         "0010010" when "0101",
         "0000010" when "0110",
         "1111000" when "0111",
         "0000000" when "1000",
                                  --8
         "0010000" when "1001",
         "0001000" when "1010",
                                  --A
         "0000011" when "1011",
                                  --b
         "1000110" when "1100",
         "0100001" when "1101",
         "0000110" when "1110",
         "0001110" when "1111",
         "1000000" when others:
end Behavioral:
```

https://vhdl.lapinoo.net/testbench/

Hvordan bruger man en VHDL-komponent i et nyt design? Det er smart at bruge ovenstående link – selvom det egentligt er beregnet til at lave en TestBench template

Start med at kopiere entity Hex27Segment til hjemmesiden Tryk => Generate

-På den måde får man en component og en dut:

Simply copy and paste your VHDL code below, then press the Generate button.

```
entity Hex27Segment is
   Port ( HEX : in STD LOGIC VECTOR (3 downto 0);
         LED : out STD LOGIC VECTOR (6 downto 0));
end Hex27Segment;
                       Generate
architecture tb of tb Hex27Segment is
     component Hex27Segment
         port (HEX : in std logic vector (3 downto 0);
               LED: out std logic vector (6 downto 0));
     end component;
     signal HEX : std logic vector (3 downto 0);
     signal LED : std logic vector (6 downto 0);
begin
     dut: Hex27Segment
     port map (HEX => HEX,
               LED => LED);
```

```
led <= not sw;
end MitDesign;
kopi</pre>
```

end MitDesign2;

Bemærk! – man kan have flere architecture til samme entity – og det er den architecture som ligger nederst der bruges. Det er nødvendigt at lave lidt justeringer af koden

```
component Hex27Segment
architecture MitDesign2 of MuxDisp Top is
                                                                               port (HEX : in std logic vector (3 downto 0);
   component Hex27Segment
                                                                                      LED : out std logic vector (6 downto 0));
       port (HEX : in std logic vector (3 downto 0);
                                                                          end component;
             LED : out std logic vector (6 downto 0));
                                                                          signal HEX : std logic vector (3 downto 0);
   end component;
                                                                          signal LED : std logic vector (6 downto 0);
                                                                      begin
   signal xHEX : std logic vector (3 downto 0); ~
                                                                          dut : Hex27Segment
      signal LED: std logic vector (6 downto 0);
                                                                          port map (HEX => HEX,
begin
                                                                                      LED => LED);
   dut : Hex27Segment
   port map (HEX => xHEX,
             LED => seq);
                                                        Bemærk! Nu er
                                                                                                                         ? _ D G X
                                                                                Sources
                                                        Hex27Segment
   xHEX <= sw( 7 downto 4) when btnD='1' else
                                                        en del af

∨ □ Design Sources (2)
           sw ( 3 downto 0);
                                                                                    ✓ ■ MuxDisp_Top(MitDesign2) (MuxDisp_Top.vhd) (1)
                                                        MitDesign2
   dp <= sw(9) when btnD='1' else</pre>
                                                                                         dut : Hex27Segment(Behavioral) (Hex27Segment.vhd)
           sw(8);
                                                                                      MuxDisp_Top(MitDesign) (MuxDisp_Top.vhd)
   an(3) <= not btnL;

∨ □ Constraints (1)

   an(2) <= not btnR;

∨ □ constrs_1 (1)


   an(1) <= not btnD; -- Digit(1)valgt når btnD er trykket ned
                                                                                        Basys3_Master.xdc

∨ 

□ Simulation Sources (2)

   an(0) <= btnD; -- Digit(0) valgt når btnD er sluppet</pre>
                                                                                 Hierarchy
                                                                                           Libraries
                                                                                                     Compile Order
   led
        <= SW;
```

Muxdisplay - Opgave 3 - Mere advanceret display-styring





Løsningsforslag - men bare for eksemplet skal vi prøve at dele dette design op på flere komponenter.

```
--# Den architecture som ligger nederst bliver brugt ...
architecture MitDesign3 of MuxDisp Top is
    component Hex27Segment
        port (HEX : in std logic vector (3 downto 0);
              LED: out std logic vector (6 downto 0));
    end component;
    signal xHEX : std logic vector (3 downto 0);
    signal Sel : std logic vector (1 downto 0);
begin
    dut: Hex27Segment port map (HEX => xHEX, LED => seg);
   with Sel select
    xHEX \leq sw(3 downto 0) when "00",
            sw ( 7 downto 4) when "01",
            sw(11 downto 8) when "10",
            sw (15 downto 12) when others;
    dp <= sw(0) when Sel="00" else
           sw(1) when Sel="01" else
           sw(2) when Sel="10" else
           sw(3);
    Sel <= btnL & btnR; -- sammensæt btnL og btnR til Sel = 2 bit
    with Sel select
    an <= "1110" when "00",
          "1101" when "01",
          "1011" when "10",
         "0111" when others;
    led
         <= sw;
end MitDesign3;
```