

Oplæg til øvelse Calculator

Det anbefales at man nøjes med en binær (hex) version – BCD funktionen kan vente



```
    Design Sources (1)
    Calculator_toplevel(Behavioral) (Calculator_toplevel.vhd) (3)
    U1: MuxDisplay3(Version3) (MuxDisplay3.vhd)
    U2: calculator(Version3) (calculator_IP.vhd)
    U3: bin2BCDx(Behavioral) (bin2BCDx.vhd)
```

```
entity Calculator_toplevel is
   Port ( clk : in STD_LOGIC;
        sw : in STD_LOGIC_VECTOR (15 downto 0);
        btnL,btnR,btnC,btnU,btnD : in STD_LOGIC;
        led : out STD_LOGIC_VECTOR (15 downto 0);
        seg : out STD_LOGIC_VECTOR (6 downto 0);
        dp : out STD_LOGIC;
        an : out STD_LOGIC_VECTOR (3 downto 0));
end Calculator_toplevel;
```




```
architecture Behavioral of Calculator_toplevel is
component MuxDisplay3
      port (Clk_100MHz : in std logic;
                                                                begin
           HexCifre : in std logic vector (15 downto 0);
                                                                    op <= btnR & btnL & btnU & btnD & btnC;
           dpoints : in std logic vector (3 downto 0);
           blanks : in std logic vector (3 downto 0);
           Clk_lkHz : out std logic;
                                                                    Ul : MuxDisplay3
           Clk lHz : out std logic;
                                                                    port map (Clk_100MHz => clk,
           an : out std logic vector (3 downto 0);
                                                                               HexCifre => HexCifre,
           seg : out std logic vector (6 downto 0);
                                                                               dpoints => dpoints,
           dp : out std logic);
   end component;
                                                                               blanks => blanks,
   signal HexCifre : std logic vector (15 downto 0);
                                                                               Clk lkHz => Clk lkHz,
   signal dpoints : std logic vector (3 downto 0);
                                                                               Clk 1Hz => Clk 1Hz,
   signal blanks : std logic vector (3 downto 0);
   signal Clk_lkHz : std logic;
                                                                               an => an,
   signal Clk_1Hz
                 : std logic;
                                                                               seq => seq,
                                                                                         => dp);
                                                                               dp
   component calculator
      port (a : in std logic vector (7 downto 0);
                                                                    U2 : calculator
           b : in std logic vector (7 downto 0);
           op : in std logic vector (4 downto 0);
                                                                    port map (a => sw(15 downto 8),
           BCD : out std logic;
                                                                               b => sw( 7 downto 0),
           Split : out std logic;
                                                                               op => op,
           result : out std logic vector (15 downto 0));
                                                                               BCD
                                                                                      => BCD,
   end component;
   signal a : std logic_vector (7 downto 0);
                                                                               Split => Split,
   signal b : std logic vector (7 downto 0);
                                                                               result => Result);
   signal op : std logic vector (4 downto 0);
   signal BCD : std logic;
                                                                    U3 : bin2BCDx
   signal Split : std logic;
   signal result : std logic vector (15 downto 0);
                                                                    port map (Split => Split,
                                                                               Result => Result,
   component bin2BCDx
                                                                               BCD
                                                                                        => BCD,
      port (Split : in std logic;
                                                                               Clk 1Hz => Clk 1Hz,
           Result : in std logic vector (15 downto 0);
           BCD : in std logic;
                                                                               HexCifre => HexCifre,
           Clk_lHz : in std logic;
                                                                               dpoints => dpoints,
           HexCifre : out std logic vector (15 downto 0);
                                                                               blanks => blanks);
           dpoints : out std logic vector (3 downto 0);
           blanks : out std logic vector (3 downto 0)); end Behavioral;
```

end component;

```
ENTITY MuxDisplay3 is
                                                                            begin
                                                                                    ------ Seguential logic
     Port (Clk 100MHz: in STD LOGIC;
                                                                               if rising edge (Clk 100MHz) then
           HexCifre: in STD LOGIC VECTOR (15 downto 0);
                                                                                   if Scale100000 <100000 then
                     in STD LOGIC VECTOR (3 downto 0);
           dpoints:
                                                                                        Scale100000 := Scale100000+ 1;
           blanks:
                     in STD LOGIC VECTOR (3 downto 0);
                                                                                        Clk 1kHz <= '0';
           Clk lkHz: out STD LOGIC;
                                                                                    else
           Clk lHz:
                     out STD LOGIC;
                                                                                        Scale100000 := 1;
                     out STD LOGIC VECTOR (3 downto 0);
           an:
                                                                                        Clk lkHz <= '1';
                     out STD LOGIC VECTOR (6 downto 0);
           seg:
                                                                                        Scale1023 := Scale1023+1;
                     out STD LOGIC);
           dp:
                                                                                    -- Clk 1Hz <= Scale1023(9) or Scale1023(8); -- 75% Duty cycle
end MuxDisplay3;
                                               Clk 100MHz
                                                            Clk_1Hz
                                                                                        Clk 1Hz <= Scale1023(9); -- approx. 1 Hz 50% Duty cycle
                                              HexCifre[15:0]
                                                            an[3:0]
                                                                      an[3:0]
                                                                                                 := X+1;
ARCHITECTURE Version3 of MuxDisplay3 is
                                                blanks[3:0]
                                                             dр
                                                                                        Xi := conv integer(X);
BEGIN
                                                dpoints[3:0]
                                                            seg[6:0]
                                                                      seg[6:0]
                                                                                    end if:
   Mux Display3:
                                                      MuxDisplay3
                                                                                end if;
   process (Clk 100MHz, HexCifre, blanks, dpoints)
                                                                             ------ Combinatorial logic
       variable Scale100000: integer range 0 to 100000;
                                                                             -- Note! HexCifre and dpoints must now be added to the sensivity list
       variable Scale1023: std logic vector( 9 downto 0);
                                                                                HexDig := HexCifre( Xi*4+3 downto Xi*4);
                           std logic vector( 1 downto 0) := "00";
       variable X:
                                                                                if Blanks(Xi)='l' then
       variable Xi:
                          integer range 0 to 3;
                                                                                    seg <= "11111111";
       variable HexDig:
                          std logic vector( 3 downto 0);
                                                                                    dp <= '1';
                                                                                else
       type ROM_array is array (0 to 15) of std logic vector (1 to 7);
                                                                                    seg <= Hex27Segm( Conv integer(HexDig));</pre>
       constant Hex27Segm: ROM array := (
                                                                                    dp <= not dpoints(Xi);</pre>
       "1000000", "1111001", "0100100", "0110000", -- 0123
                                                                                end if:
       "0011001", "0010010", "0000010", "1111000", -- 4567
                                                                                         <= "1111";
                                                                                an
       "0000000", "0010000", "0001000", "0000011", -- 89Ab
                                                                                an(Xi) <= '0';
       "1000110", "0100001", "0000110", "0001110"); -- CdEF
                                                                            end process;
                                                                        end Version3;
   begin
```

```
entity bin2BCDx is
    Port ( Split : in STD LOGIC;
           Result : in STD LOGIC VECTOR (15 downto 0);
           BCD :
                     in STD LOGIC;
           Clk lHz : in STD LOGIC;
           HexCifre : out STD LOGIC VECTOR (15 downto 0);
           dpoints : out STD LOGIC VECTOR (3 downto 0);
           blanks : out STD LOGIC VECTOR (3 downto 0)
           );
end bin2BCDx;
architecture Behavioral of bin2BCDx is
    signal ax:
                  STD LOGIC VECTOR (7 downto 0);
    signal bx:
                  STD LOGIC VECTOR (7 downto 0);
    signal rx:
                  STD LOGIC VECTOR (15 downto 0);
    signal aBCD:
                  STD LOGIC VECTOR (11 downto 0);
    signal bBCD:
                  STD LOGIC VECTOR (11 downto 0);
    signal rBCD:
                  STD LOGIC VECTOR (19 downto 0);
begin
    ax <= Result( 15 downto 8);</pre>
   bx <= Result( 7 downto 0);</pre>
   rx <= Result;
```



```
architecture Behavioral of bin2BCDx is
                                                    STD LOGIC VECTOR (7 downto 0);
                                      signal ax:
                                      signal bx: STD LOGIC VECTOR (7 downto 0);
                                                  STD LOGIC VECTOR (15 downto 0);
                                      signal rx:
                                      signal aBCD: STD LOGIC VECTOR (11 downto 0);
                                      signal bBCD: STD LOGIC VECTOR (11 downto 0);
                                      signal rBCD: STD LOGIC VECTOR (19 downto 0);
                                  begin
                                      ax <= Result( 15 downto 8);</pre>
                                                                             BCD b: process(bx)
                                      bx <= Result( 7 downto 0);</pre>
                                                                                 variable bcd data : integer;
variable bcd data : integer;
                                      rx <= Result;
                                                                                 variable huns data: integer;
variable huns data: integer;
                                                                                 variable tens data: integer;
variable tens data: integer;
                                                                                 variable ones data: integer;
variable ones data: integer;
                                                                             begin
                                                                                 bcd data := conv integer(bx);
bcd data := conv integer(ax);
                                                                                 huns data := bcd_data / 100;
ones data := bcd data mod 10;
                                                                                 bcd data := bcd data mod 100;
                                                                                 tens data := bcd data / 10;
tens data := bcd data mod 10;
                                                                                 bcd data := bcd data mod 10;
                                                                                 ones data := bcd data;
aBCD(11 downto 8) <= conv std logic vector(huns data,4);</pre>
                                                                                 bBCD(11 downto 8) <= conv std logic vector(huns data, 4);</pre>
aBCD( 7 downto 4) <= conv_std_logic_vector(tens_data,4);</pre>
                                                                                 bBCD( 7 downto 4) <= conv std logic vector(tens_data,4);</pre>
aBCD( 3 downto 0) <= conv std logic vector(ones data,4);</pre>
                                                                                 bBCD( 3 downto 0) <= conv std logic vector(ones data, 4);</pre>
                                                                             end process;
```

BCD a: process(ax)

bcd data := bcd data / 10;

huns data := bcd data / 10;

begin

end process;

```
BCD r: process(rx)
    variable bcd data : integer;
   variable thl0 data: integer;
   variable thos data: integer;
   variable huns data: integer;
   variable tens data: integer;
   variable ones data: integer;
begin
   bcd data := conv integer(rx);
   th10 data := bcd data / 10000;
    bcd data := bcd data mod 10000;
    thos data := bcd data / 1000;
    bcd data := bcd data mod 1000;
    huns data := bcd data / 100;
    bcd data := bcd data mod 100;
    tens data := bcd data / 10;
   bcd data := bcd data mod 10;
    ones data := bcd data;
    rBCD(19 downto 16) <= conv std logic vector(th10_data,4);
    rBCD(15 downto 12) <= conv std logic vector(thos_data,4);
    rBCD(11 downto 8) <= conv std logic vector(huns data,4);
    rBCD( 7 downto 4) <= conv std logic vector(tens data,4);</pre>
    rBCD( 3 downto 0) <= conv std logic vector(ones data,4);</pre>
end process;
```

```
architecture Behavioral of bin2BCDx is
    signal ax:
                  STD LOGIC VECTOR (7 downto 0);
    signal bx:
                  STD LOGIC VECTOR (7 downto 0);
                   STD LOGIC VECTOR (15 downto 0);
    signal rx:
    signal aBCD: STD LOGIC VECTOR (11 downto 0);
    signal bBCD: STD LOGIC VECTOR (11 downto 0);
    signal rBCD: STD LOGIC VECTOR (19 downto 0);
begin
    ax <= Result( 15 downto 8);</pre>
   bx <= Result( 7 downto 0);</pre>
    rx <= Result;
```

```
architecture Behavioral of bin2BCDx is
Multiplekser: process (Result, BCD, Split)
                                                                                            signal ax:
                                                                                                           STD LOGIC VECTOR (7 downto 0);
begin
                                                                                                           STD LOGIC VECTOR (7 downto 0);
                                                                                            signal bx:
   HexCifre <= Result;</pre>
                                                                                            signal rx:
                                                                                                           STD LOGIC VECTOR (15 downto 0);
   dpoints <= "0000";
   blanks <= "0000";
                                                                                            signal aBCD: STD LOGIC VECTOR (11 downto 0);
   if BCD='1' then
                                                                                            signal bBCD: STD LOGIC VECTOR (11 downto 0);
      if Split='l' then
                                                                                            signal rBCD: STD LOGIC VECTOR (19 downto 0);
           HexCifre <= aBCD( 7 downto 0) & bBCD( 7 downto 0);
                                                                                        begin
                                                                                            ax <= Result( 15 downto 8);</pre>
          dpoints <= aBCD(9) & aBCD(8) & bBCD(9) & bBCD(8);
                                                                                            bx <= Result( 7 downto 0);</pre>
          blanks <= Clk 1Hz & Clk 1Hz & "00";
                                                                            blink |
                                                                                            rx <= Result;
       else
           HexCifre <= rBCD( 15 downto 0);</pre>
                                                                 aBCD=127
          dpoints <= rBCD( 19 downto 16);
                                                                 bBCD=209
           if rBCD(19 downto 4)="000000000000000" then
                                                                 split='1'
              blanks <= "1110";
           elsif rBCD(19 downto 8)="000000000000" then
              blanks <= "1100";
           elsif rBCD(19 downto 12)="00000000" then
              blanks <= "1000";
                                                                 rBCD=971
                                                                 split='0'
          end if:
      end if;
   end if:
                                                                           blank
end process;
```

```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
                                                                                                         U2
 --use ieee.numeric std.all;
 use IEEE.STD LOGIC ARITH.ALL;
                                                                        sw[15:0]
 use IEEE.STD LOGIC UNSIGNED.ALL;
                                                                                               a[7:0]
                                                                                                                BCD
                                                                           btnC
                                                                                            7:0 b[7:0]
                                                                                                                Split
 ENTITY calculator is
                                                                           btnD
     Port (a :
                   in STD LOGIC VECTOR (7 downto 0);
                                                                                              op[4:0]
                                                                                                                result[15:0]
                    in STD LOGIC VECTOR (7 downto 0);
            b :
                                                                           btnL
                   in STD LOGIC VECTOR (4 downto 0); --> + - * / B
            op:
                                                                                                      calculator
                                                                           btnR
            BCD :
                   out STD LOGIC;
            Split : out STD LOGIC;
                                                                           btnU
            result : out STD LOGIC VECTOR (15 downto 0));
end calculator;
architecture Version3 of calculator is
       signal ax,bx: std logic vector(7 downto 0);
 begin
                                                                                                                              Bru
                                                               Disp(3:2) = Disp(1:0)
     BCD \le op(0);
                                                                                                                              Lys
     ALU: process(a,b,op)
         variable ai, bi, ri: integer := 0;
     begin
         ai := conv integer(a);
         bi := conv integer(b);
         Split <= '0';
         case op (4 downto 1) is
           when "1000" =>
                ri := ai + bi;
                result <= conv std logic vector(ri,16);
           when "0100" =>
```



```
architecture Version3 of calculator is
      signal ax,bx: std logic vector(7 downto 0);
begin
    BCD \le op(0);
    ALU: process(a,b,op)
        variable ai, bi, ri: integer := 0;
   begin
        ai := conv integer(a);
        bi := conv integer(b);
        Split <= '0';
        case op (4 downto 1) is
          when "1000" =>
               ri := ai + bi;
               result <= conv std logic vector(ri,16);
          when "0100" =>
                ri := ai - bi;
                result <= conv std logic vector(ri,16);
          when "0010" =>
               ri := ai * bi;
               result <= conv std logic vector(ri,16);
          when "0001" =>
                ax <= conv std logic vector( ai/bi,8);</pre>
                bx <= conv std logic vector( ai rem bi,8);</pre>
                result <= ax & bx;
                split <= '1';
          when others =>
                result <= a & b;
                split <= '1';
        end case;
    end process;
end Version3;
```