
# Starthjælp til VGA interface (og digitalt oscilloskop)



## Uddrag fra Basys3\_RM.pdf – læs evt. resten der

the 75-ohm termination resistance of the VGA display to create 16 signal levels each on the red, green, and blue VGA signals. This circuit, shown in Fig 11, produces video color signals that proceed in equal increments between 0V (fully off) and 0.7V (fully on).






Figure 12. Color CRT display



#### Prøv her <a href="http://tinyurl.com/y6mf4uuq">http://tinyurl.com/y6mf4uuq</a>



Den VGA opløsning vi ønsker at bruge benytter 480 linjer af 640 pixels. En pixel består af de 3 farver Rød, Grøn og Blå.


Hver pixel kan styres af en 4-bit DAC hvilket giver 2<sup>12</sup>=4096 forskellige farver For hver linje kommer der en HS puls

Efter 640 linjer (+Porches) kommer der så en VS puls.

Det hele er et spørgsmål om timing og tællere.


coil

HS



# Timing i tabelform og i VHDL-koden

```
constant HR: integer:=640;--Horizontal Resolution
constant HFP: integer:= 16;--Horizontal Front Porch
constant HBP: integer:= 48;--Horizontal Back Porch
constant HRet:integer:= 96;--Horizontal retrace
constant VR: integer:=480;--Vertical Resolution
constant VFP: integer:= 10;--Vertical Front Porch
constant VBP: integer:= 33;--Vertical Back Porch
constant VRet:integer:= 2;--Vertical Retrace
```



Symbol	Parameter	Vertical Sync			Horiz, Sync	
		Time	Clocks	Lines	Time	Clks
T <sub>S</sub>	Sync pulse	16.7ms	416,800	521	32 us	800
T <sub>disp</sub>	Display time	15.36ms	384,000	480	25.6 us	640
T <sub>pw</sub>	Pulse width	64 us	1,600	2	3.84 us	96
T <sub>fp</sub>	Front porch	320 us	8,000	10	640 ns	16
T <sub>bp</sub>	Back porch	928 us	23,200	29	1.92 us	48

Figure 14. Signal timings for a 640-pixel by 480 row display using a 25MHz pixel clock and 60Hz vertical refresh





Figure 15. VGA display controller block diagram

#### VGA\_Core2 sørger for timing (HS og VS) samt at holde styr på hvor den aktive Pixel er



```
□entity VGA Core2 is
        Port (
                CLK :
 8
                           in STD LOGIC; -- 100 MHz clock
 9
                           in STD LOGIC;
                 CLEAR :
                           out STD LOGIC VECTOR (8 downto 0); -- y control
10
                 LINEx:
11
                 PIXEL:
                           out STD LOGIC VECTOR (9 downto 0); -- x control
12
                 HSYNCH:
                           out STD LOGIC; -- h s : out STD LOGIC;
13
                 VSYNCH:
                           out STD LOGIC; -- v s : out STD LOGIC;
                           out STD LOGIC -- video on : out STD LOGIC;
14
                 BLANK:
15
16
    end VGA Core2;
```

```
9
                           in STD LOGIC;
                 CLEAR :
                           out STD LOGIC VECTOR (8 downto 0); -- y control
10
                 LINEx :
                           out STD LOGIC VECTOR (9 downto 0); -- x control
11
                 PIXEL:
12
                           out STD LOGIC; -- h s : out STD LOGIC;
                 HSYNCH :
                           out STD LOGIC; -- v s : out STD LOGIC;
13
                 VSYNCH :
                           out STD LOGIC -- video on : out STD LOGIC;
14
                 BLANK :
15
                 );
16
    end VGA Core2;
                                                          Konstanter til timingen
17
18
   parchitecture Behavioral of VGA Core2 is
19
         -- Video Parameters
20
                                                                Bemærk at alle variable, som skal
         constant HR: integer:=640;--Horizontal Resolution
21
         constant HFP: integer:= 16; -- Horizontal Front Porch
                                                                tildeles en F/F er erklæret to
22
         constant HBP: integer:= 48; -- Horizontal Back Porch
23
         constant HRet:integer:= 96; -- Horizontal retrace
                                                                gange som counter h.
24
         constant VR: integer:=480;--Vertical Resolution
                                                                counter h er den aktuelle værdi
25
         constant VFP: integer:= 10; -- Vertical Front Porch
26
                                                                counter_h_next er næste værdi
         constant VBP: integer:= 33; --Vertical Back Porch
         constant VRet:integer:= 2; -- Vertical Retrace
27
28
         --sync counter
29
         signal counter h, counter h next: integer range 0 to 800;
30
         signal counter v, counter v next: integer range 0 to 525;
31
         --mod 4 counter
32
         signal counter mod4, counter mod4 next: std logic vector(1 downto 0):="00";
33
         --State signals
34
         signal h end, v end:std logic:='0';
         --Output Signals (buffer)
35
36
         signal hs buffer,hs buffer next:std logic:='0';
         signal vs buffer,vs buffer next:std logic:='0';
37
38
         --pixel counter
39
         signal x counter, x counter next:integer range 0 to 900;
40
         signal y counter, y counter next:integer range 0 to 900;
41
         --video on off
42
         signal video:std logic;
43
   ⊟begin
```

in STD LOGIC; -- 100 MHz clock

pentity VGA Core2 is

Port ( CLK :

8

```
43
   ⊟begin
            -----clk register
44
45
         -- Dette er den eneste clk-styrede process (alle F/F laves her)
46
         -- De andre processer laver "ren" kombinatorisk logik
47
         -- Man undgår en masse problemer ved at skille F/F og Logik
48
        process(clk,CLEAR)
49
        begin
50
             if CLEAR ='1' then
                                                  Hver gang der kommer en clk-puls
51
               counter h <=0;
                                                  counter_h_next overført til
52
               counter v <=0;
                                                  counter_h (den nye aktuelle værdi)
               hs buffer <='0';
53
               hs buffer <='0';
54
                                                  Det samme gælder for resten af
               counter mod4 <="00";
55
             elsif Rising_edge(clk) then
                                                  next variablene
56
                  counter h <= counter h next;</pre>
57
58
                  counter v <= counter v next;</pre>
                                                  På den måde undgår man får "rodet"
59
                  x counter <= x counter next;</pre>
                                                  logiske kredse og F/F sammen på
                 y counter <= y counter next;
60
61
                  hs buffer <= hs buffer next;
                                                  en uønsket måde.
                  vs buffer <= vs buffer next;</pre>
62
63
                  counter mod4 <= counter mod4 next;</pre>
            end if;
64
65
         end process;
66
                                     -----video on/off
         -- Når video='1' er "elektronstrålen" inden for skærmen
67
68
         video <= '1' when (counter v >= VBP) and (counter v < VBP + VR)
69
                           and (counter h >= HBP) and (counter h < HBP + HR) else
70
                  101:
71
72
          -----mod 4 counter deler 100 Mhz til 25 MHz
73
         counter mod4 next<= counter mod4+1;</pre>
```

```
72
          ----mod 4 counter deler 100 Mhz til 25 MHz
 73
          counter mod4 next<= counter mod4+1;
 74
                                                 ---- Horizontal Counter
 75
          process(counter h,counter mod4,h end)
 76
          begin
 77
              counter h next<=counter h;
                                               -- Default: Next<=Current
              if counter mod4= "11" then
 78
                                                      De følgende processer laver kun ren
 79
                  if h end='1' then
                                                      kombinatorisk logik:
 80
                       counter h next<=0;
 81
                 else
                                                      counter h next er som udgangspunkt
 82
                       counter h next<=counter h+1;</pre>
                                                      det samme som counter h
 83
                  end if;
                                                      Hvis betingelserne er tilstede vil next
 84
              end if;
                                                      enten blive talt op eller nulstillet
 85
          end process;
 86
                                                 -----end of Horizontal scanning
 87
          h end<= '1' when counter h=799 else
                   101:
 88
 89
                                                 -----Vertical Counter
 90
          process(counter v,counter mod4,h end,v end)
 91
          begin
 92
              counter v next <= counter v; -- Default: Next<=Current
 93
              if counter mod4= "11" and h end='1' then
 94
                   if v end='1' then
 95
                       counter v next<=0;
 96
                  else
 97
                      counter v next<=counter v+1;
 98
                   end if:
 99
             end if;
100
          end process;
                                               -----end of Vertical scanning
101
102
          v end<= '1' when counter v=524 else
                   101;
103
```

```
-----pixel x counter
process(x counter, counter mod4, h end, video)
begin
    x_counter_next<=x_counter; -- Default: Next<=Current</pre>
    if video = '1' then
        if counter mod4= "11" then
            if x counter= 639 then
                x counter next<=0;
            else
                x counter next<=x counter + 1;</pre>
            end if;
        end if;
    else
        x counter next<=0;</pre>
    end if;
end process;
                                       -----pixel v counter
process(y_counter,counter_mod4,h_end,counter_v)
begin
    y counter next<=y counter; -- Default: Next<=Current
    if counter mod4= "11" and h end='1' then
        if counter v >32 and counter v <512 then
           y counter next<=y counter + 1;
        else
           y counter next<=0;
        end if:
    end if;
end process;
```

104

106

107

108 109

110

111

112

113

114

115

116

117

118 119

120

121 122

123

126

127

128

129


130


131

124 125

105 白


```
133
           constant HR: integer:=640; -- Horizontal Resolution
134
           constant HFP: integer:= 16; -- Horizontal Front Porch
135
           constant HBP: integer:= 48; -- Horizontal Back Porch
136
     -- constant HRet:integer:= 96; -- Horizontal retrace
137
          constant VR: integer:=480; -- Vertical Resolution
138
           constant VFP: integer:= 10; -- Vertical Front Porch
139
     -- constant VBP: integer:= 33; -- Vertical Back Porch
          constant VRet:integer:= 2; -- Vertical Retrace
140
141
                                                          ----buffer
         hs buffer next<= '1' when counter h < HR+HFP+HBP else
142
143
                           101:
144
         vs buffer next<= '1' when counter v < VR+VFP+VBP else
                           101;
145
146
                                                      ----outputs
         LINEx <= conv std logic vector(y_counter,9);
147
148
         PIXEL <= conv std logic vector(x counter, 10);
149
         HSYNCH <= hs buffer;
150
         VSYNCH <= vs buffer;
         BLANK <= not video; -- Bemærk BLANK er modsat af "video"
151
152
     end Behavioral;
```






```
G19
          Port ( RGB : in STD LOGIC VECTOR (11 downto 0);
                                                                                                          2ΚΩ
                                                                                                    RED1
                                                                                               H19
                                                                                                          1ΚΩ
                                                                                                   RED2
                   Hsync : in STD LOGIC;
                                                                                               J19
                                                                                                          510Ω
                                                                                                    RED3
                                                                                               N19
 9
                   Vsync : in STD LOGIC;
                                                                                                          4K\Omega
                                                                                                    GRN0
                                                                                               J17
                   Blank : in STD LOGIC;
                                                                                                          2ΚΩ
                                                                                                    GRN1
                                                                                               H17
                   VGA : out STD LOGIC VECTOR (13 downto 0));
                                                                                                          1K\Omega
                                                                                                    GRN2
                                                                                                                  GRN
                                                                                                          510\Omega
                                                                                                                 BLU
     end VGA Top;
                                                                                                    GRN3
                                                                                               D17
                                                                                                   BLU<sub>0</sub>
                                                                                               N18
    parchitecture Behavioral of VGA Top is
                                                                                                          2ΚΩ
                                                                                                   BLU1
                                                                                                                 HS
                                                                                               L18
                                                                                                          1ΚΩ
                                                                                                   BLU2
                                                                                                                  vs
                                                                                               K18
15
                                                                                                          510\Omega
                                                                                                    BLU3
                                                                                               J18
                                                                                                                 HD-DB15
16
    □begin
        -- Når Blank='1' skal Green Blue Red GBR slukkes helt med 000 hex
                                                                                                    HSYNC
                                                                                               P19
                                                                                                   VSYNC 100Ω
18
          VGA <= Vsync & Hsync &
                                       RGB
                                                 when Blank='0' else
                                                                                               R19
                  Vsync & Hsync & X"000";
19
                                                                                              Artix-7
     end Behavioral;
```

#### Uddrag af Basys3\_Master\_VGA.XDC



```
127 #VGA Connector
129 | #Blue[0]
131 : #Blue[1]
133 | #Blue[2]
135 | #Blue[3]
               IOSTANDARD LVCMOS33 } [get_ports {vga[4]}]
136 set property -dict { PACKAGE_PIN J17
137 ! #Green[0]
139 | #Green[1]
140 | set property -dict { PACKAGE_PIN G17
              IOSTANDARD LVCMOS33 } [get ports {vga[6]}]
141 #Green[2]
143 | #Green[3]
144 | set property -dict { PACKAGE_PIN G19
               IOSTANDARD LVCMOS33 } [get_ports {vga[8]}]
145 | #Red[0]
147 | #Red[1]
149 : #Red[2]
151 : #Red[3]
152
154 #Hsync
156 ! #Vsync
```

## VGA\_Driver – her dannes skærmbilledet



```
VGA Driver – her dannes skærmbilledet
    architecture Behavioral of VGA Driver is
28 ⊟begin
       Adr <= Pixel;
                                                                    Grå baggrund med streger vandret og lodret
       x func \le sw(3);
                                                                    Bemærk hvordan man får en "stiplet" linje
       process (Clk, Lines, Pixel, Blank)
           variable IntLINE: integer;
       begin
35 🖨
           if falling edge (clk) then
              RGB <= x"000"; -- Sort skærm hvis BLANKx='1'
               IntLINE := conv integer( Lines);
              if Blank='0' then
                           ----- Lav et grid på skærmen (oversk
                  RGB <= x"888"; -- Gråagtig baggrund /
                  if Sw(4)='1' then
                     if IntLINE=240 and PIXEL(0)='0' then
                       RGB <= x"FFF"; -- Hvid pixel - Midterlinje,
                     end if;
                  end if;
                  if Sw(5)='1' then
                      case IntLINE is
                         when 190|140|90|40 =>
                                if PIXEL(2 downto 0) = "000" then
                                   RGB <= x"FFF"; -- Hvid pixel
                                end if;
                         when 240 =>
                                if PIXEL(0 downto 0) = "0" then
                                   RGB <= x"FFF"; -- Hvid pixel - Midterlinje
                                end if;
                         when 290|340|390|440 =>
                                if PIXEL(2 downto 0) = "000" then
                                   RGB <= x"FFF"; -- Hvid pixel-
                                end if;
                         when others => NULL;
                     end case;
                     if PIXEL(5 downto 0) = "000000" and LINES(2 downto 0) = "000" then
                         RGB <= x"000"; -- Sort pixel \
                     end if:
                  end if;
```

29

32

33

34

36 37

38 39

42

43

44

45

49

50

52

53

54

56

57

58


59 60


61 62

63


64

65 66





## SinusKurve – Er lavet af mangel på bedre (RAM/ROM komponenter)



```
128
                                                                                   when 99 => vSin :=246;
    entity SinusKurve is
                                                               129
                                                                                   when 100 => vSin :=247;
         Port ( Xakse : in STD LOGIC VECTOR (9 downto 0);
                                                               130
                                                                                  when 101 \implies vSin := 247;
 8
                xfunc : in STD LOGIC;
                                                               131
                                                                                  when 102 => vSin :=248;
 9
                Yakse : out STD LOGIC VECTOR (8 downto 0));
                                                               132
                                                                                   when 103 => vSin :=248;
10
    end SinusKurve;
11
                                                               133
                                                                                   when 104 \implies vSin := 249;
    □architecture Behavioral of SinusKurve is
                                                               134
                                                                                   when 105 \Rightarrow vSin := 249;
13
         signal Sin: integer := 0;
                                                               135
                                                                                   when 106 \implies vSin := 249;
    ⊟begin
                                                               136
                                                                                   when 107 \implies vSin := 250;
15
         process( Xakse)
                                                               137
                                                                                   when 108 => vSin :=250;
16
             variable vAdr: integer;
                                                               138
                                                                                   when 109 \Rightarrow vSin := 251;
17
             variable vSin: integer;
                                                               139
                                                                                   when 110 => vSin :=251;
18
         begin
                                                               140
                                                                                   when 111 => vSin :=251;
19
             if xfunc='1' then
                                                               141
                                                                                   when 112 => vSin :=252;
20
                 vAdr := conv integer( Xakse(7 downto 0));
                                                               142
                                                                                   when 113 => vSin :=252;
21
                 if vAdr>127 then
                                                               143
                                                                                   when 114 => vSin :=252;
22
                      vAdr := 255-vAdr;
                                                               144
                                                                                   when 115 => vSin :=252;
23
                 end if;
                                                               145
                                                                                   when 116 => vSin :=253;
24
             else
                                                                                   when 117 => vSin :=253;
                                                               146
25
                vAdr := conv integer( Xakse);
                                                               147
                                                                                   when 118 => vSin :=253;
26
             end if;
                                                               148
                                                                                   when 119 => vSin :=253;
27
                                                               149
                                                                                   when 120 => vSin :=253;
28
             case vAdr is
                                                               150
                                                                                   when 121 => vSin :=254;
29
                 when 0 => vSin := 127;
                                                               151
                                                                                   when 122 => vSin :=254;
30
                 when 1 => vSin := 129;
                                                               152
                                                                                   when 123 => vSin :=254;
31
                 when 2 => vSin := 130;
                                                                                  when 124 \implies vSin := 254;
                                                               153
32
                 when 3 => vSin := 132;
                                                               154
                                                                                   when 125 => vSin :=254;
33
                         => vSin := 133;
                 when 4
34
                         => vSin := 135;
                                                               155
                                                                                  when 126 => vSin :=254;
                 when 5
35
                                                               156
                                                                                  when 127 \implies vSin := 254;
                 when 6 => vSin := 136;
36
                         => vSin := 138;
                 when 7
                                                               157
                                                                                  when others => vSin := 255;
37
                         => vSin := 139;
                 when 8
                                                               158
                                                                              end case;
38
                 when 9 => vSin :=141;
                                                               159
39
                 when 10 => vSin :=143;
                                                               160
                                                                              Yakse <= conv std logic vector( vSin,9);
40
                 when 11 => vSin :=144;
                                                               161
                                                                          end process;
41
                 when 12 => vSin :=146;
                                                               162
                                                                     end Behavioral;
```

```
≡entity SinusKurve is
         Port ( Xakse : in STD LOGIC VECTOR (9 downto 0);
                xfunc : in STD LOGIC;
                Yakse : out STD LOGIC VECTOR (8 downto 0));
    end SinusKurve;
    architecture Behavioral of SinusKurve is
         signal Sin: integer := 0;
   ⊟begin
         process( Xakse)
             variable vAdr: integer;
             variable vSin: integer;
         begin
19
             if xfunc='1' then
20
                 vAdr := conv integer ( Xakse (7 downto 0));
                 if vAdr>127 then
                     vAdr := 255-vAdr;
                 end if;
             else
                vAdr := conv integer( Xakse);
             end if:
             case vAdr is
                 when 0 => vSin := 127;
                        => vSin := 129;
                 when 1
                 when 2 => vSin := 130;
                 when 3 => vSin := 132;
                 when 4 => vSin := 133;
                 when 5 => vSin := 135;
                 when 6 => vSin := 136;
                        => vSin := 138;
                 when 7
                 when 8 => vSin := 139;
                 when 9 => vSin :=141;
                 when 10 => vSin := 143;
                 when 11 => vSin :=144;
                 when 12 => vSin :=146;
```

## Forslag til forberinger / opgaver:

- 1) Lav en "rigtig" sinuskurve ved hjælp af de data som ligger lagret i SinusKurve
- 2) Sørg for at den er placeret symmetrisk omkring midten (den hvide streg)
- 3) Brug SPI interfacet som er lavet til PmodAD2 til få vist de aktuelle analoge værdier (2 forskellige værdier) som vandrette streger i selvvalgte farver.
- 4) Overvej sample-rate af de analoge værdier.