



**PES University, Bangalore**  
(Established under Karnataka Act No. 16 of 2013)  
**B.Tech., 4<sup>th</sup> Semester, March 2022**  
**UE20CS252: Microprocessor and Computer Architecture**  
**Assignment -1**  
**Last Date of Submission : 20<sup>th</sup> March 2022.**

**Sriram Radhakrishna**

**PES1UG20CS435**

**Section : 'H'**

Sl #	Question
1	<p>Write a program in ARM7TDMI-ISA to search for an element in an array. Display appropriate messages on the standard output device. For Successful search display as "Successful Search" and if the search is unsuccessful, display as "Unsuccessful Search". Use Binary search Technique.</p> <p><b>Program :</b></p> <pre>.data  a: .word 10, 11, 15, 17, 20, 2528, 30, 35, 40 b: .word 30 s: .asciiz "successful search" us: .asciiz "unsuccessful search"  .text  ldr r1, =a ldr r6, =b ldr r7, [r6] mov r3, #10 mov r4, #0 mov r10, #4  loop:  add r5, r4, r3 mul r11, r10, r5 mov r5, r5, lsr #1 sub r11, r11, #4 ldr r8, [r1, r11] cmp r7, r8 beq successful bpl high b low  high:</pre>

```
mov r4, r5, lsr #1
sub r9, r3, r4
cmp r9, #1
beq rcheck
b loop
```

low:

```
mov r3, r5, lsr #1
sub r9, r3, r4
cmp r9, #1
beq rcheck
b loop
```

rcheck:

```
mul r11, r10, r3
ldr r8, [r1, r11]
cmp r8, r7
beq successful
b unsuccessful
```

lcheck:

```
mul r11, r10, r4
ldr r8, [r1, r11]
cmp r8, r7
beq successful
b unsuccessful
```

successful:

```
ldr r0, =s
swi 0x02
swi 0x11
```

unsuccessful:

```
ldr r0, =us
swi 0x02
swi 0x11
```

.end

**Screenshot :**



```
mov r9, #0
beq inner
add r1, r1, #1
cmp r8, r7
beq exit
add r8, r8, #1
b outer
```

inner:

```
cmp r4, #0
beq successful
add r9, r9, #1
add r1, r1, #1
add r2, r2, #1
ldrb r3, [r1]
ldrb r4, [r2]
cmp r3, r4
beq inner
sub r1, r1, r9
add r1, r1, #1
sub r2, r2, r4
b outer
```


successful:

```
ldr r0, =s
swi 0x02
swi 0x11
```

exit:

```
ldr r0, =us
swi 0x02
swi 0x11
```


**Screenshot :**



3	<p>Consider the following sequence of instructions in MIPS architecture.</p> <pre>LDR R1, [R2,#40] ADD R2, R3, R3 ADD R1, R1, R2 STR R1, [R2,#20]</pre> <p>a. Find all dependencies in this instruction sequence.</p> <p><b>Answer :</b></p> <ul style="list-style-type: none"> <li>- WAR in LDR R1, [R2,#40] &amp; ADD R2, R3, R3</li> <li>- WAW in ADD R2, R3, R3 &amp; STR R1, [R2,#20]</li> <li>- WAW in ADD R1, R1, R2 &amp; STR R1, [R2,#20]</li> <li>- RAW in ADD R2, R3, R3 &amp; ADD R1, R1, R2</li> <li>- RAW in LDR R1, [R2,#40] &amp; ADD R1, R1, R2</li> <li>- RAW in ADD R1, R1, R2 &amp; STR R1, [R2,#20]</li> </ul> <p>b. Find all hazards in this instruction sequence for a five stage pipeline with and without data forwarding.</p> <p><b>Answer :</b></p> <ul style="list-style-type: none"> <li>- Data hazard</li> <li>- Structural hazard : Clash in memory writeback in LDR R1, [R2,#40] &amp; STR R1, [R2,#20]</li> </ul> <p>c. Find whether NOPs are required to be introduced inspite of data forwarding in this instruction sequence.</p> <p><b>Answer :</b> NOPs aren't required for this instruction set.</p>
4	<p>Consider the following sequence of instructions in MIPS architecture.</p> <pre>LDR R1, [R6,#40] BEQ R2, R3, LABEL2 ; BRANCH TAKEN ADD R1, R6, R4</pre>

AND R1, R1, R4

- Answer :**



- Answer :**

