


Name: Sriram R	SRN: PES1UG20CS435	Section: H
	Date: 01-09-2021	Week Number: 1

1	Implement AND, OR, NAND & NOR gates using expressions.
	<p>Program:</p> <p>a.v :</p> <pre> module and1(input wire a,b,output wire w, x, y, z); assign w=a&b; assign x=a b; assign y=~(a&b); assign z=~(a b); endmodule </pre> <p>atestBench.v :</p> <pre> module tb; reg t_a; reg t_b; wire t_w,t_x,t_y,t_z; //instantiate and1 a1(.a(t_a),.b(t_b),.w(t_w),.x(t_x),.y(t_y),.z(t_z)); initial begin \$dumpfile("dump1.vcd"); \$dumpvars(0,tb); end initial begin \$monitor(t_a,t_b,t_w,t_x,t_y,t_z); //displays the content of the register t_a=1'b0;//1 bit input t_b=1'b0; #10 //time nanosecs t_a=1'b0;//1 bit input t_b=1'b1; #10 //time nanosecs t_a=1'b1;//1 bit input t_b=1'b0; #10 //time nanosecs t_a=1'b1;//1 bit input t_b=1'b1; #10 //time nanosecs t_a=0;//inorder to see the last input </pre>

```
t_b=0;  
end  
endmodule
```

Output Screenshots:

```
student@pessat196:~/Desktop/PES1UG20CS435/lab1/DDCO LAB 1$ vvp aout  
VCD info: dumpfile dump.vcd opened for output.  
0000  
0101  
1001  
1111  
0000  
student@pessat196:~/Desktop/PES1UG20CS435/lab1/DDCO LAB 1$ gtkwave dump.vcd  
GTKWave Analyzer v3.3.66 (w)1999-2015 BSI  
[0] start time.  
[40] end time.  
Killed  
student@pessat196:~/Desktop/PES1UG20CS435/lab1/DDCO LAB 1$
```



2 Implement NOT, AND, OR, XOR & NAND gates using modules.

Program :

b.v :

```
module invert(input wire i, output wire o1);
    assign o1 = ~(i);
endmodule
```

```
module and2(input wire i0, i1, output wire o2);
    assign o2 = (i0 & i1);
endmodule
```

```
module or2(input wire i0, i1, output wire o3);
    assign o3 = (i0 | i1);
endmodule
```

```
module xor2(input wire i0, i1, output wire o4);
    assign o4 = (i0 ^ i1);
endmodule
```


```
module nand2(input wire i0, i1, output wire o5);
```

	<pre> wire t; assign t = (i0 & i1); assign o5 = ~(t); endmodule btestBench.v: module tb; reg t_a; reg t_b; wire P,Q,R,S,T; //instantiate invert a1(.i(t_a),.o1(P)); and2 a2(.i0(t_a),.i1(t_b),.o2(Q)); or2 a3(.i0(t_a),.i1(t_b),.o3(R)); xor2 a4(.i0(t_a),.i1(t_b),.o4(S)); nand2 a5(.i0(t_a),.i1(t_b),.o5(T)); initial begin \$dumpfile("dump2.vcd"); \$dumpvars(0,tb); end initial begin \$monitor(t_a,t_b,P,Q,R,S,T); //displays the content of the register t_a=1'b0;//1 bit input t_b=1'b0; #10 //time nanosecs t_a=1'b0;//1 bit input t_b=1'b1; #10 //time nanosecs t_a=1'b1;//1 bit input t_b=1'b0; #10 //time nanosecs t_a=1'b1;//1 bit input t_b=1'b1; #10 //time nanosecs t_a=0;//inorder to see the last input t_b=0; end endmodule </pre>
	Output Screenshots:

```
student@pessat196:~/Desktop/PES1UG20CS435/lab1$ vvp bout
VCD info: dumpfile dmp1.vcd opened for output.
0010001
0110111
1000111
1101100
0010001
student@pessat196:~/Desktop/PES1UG20CS435/lab1$ gtkwave dmp1.vcd

GTKWave Analyzer v3.3.66 (w)1999-2015 BSI

[0] start time.
[40] end time.
WM Destroy
student@pessat196:~/Desktop/PES1UG20CS435/lab1$
```



Note : Full adder included as a part of week2 submission