

Digital Design and Computer Organization Laboratory

UE20CS206

3rd Semester, Academic Year 2020-21

Date:

Name : Sriram R	SRN : PES1UG20CS435	Section : H
-----------------	---------------------	-------------

Experiment Number: 1

Week # : 5

Title of the Program:

Code :

reg_alu.v :

// Write code for modules you need here

```
module invert (input wire i, output wire o);
```

```
    assign o = !i;
```

```
endmodule
```

```
module and2 (input wire i0, i1, output wire o);  
    assign o = i0 & i1;  
endmodule
```

```
module or2 (input wire i0, i1, output wire o);  
    assign o = i0 | i1;  
endmodule
```

```
module xor2 (input wire i0, i1, output wire o);  
    assign o = i0 ^ i1;  
endmodule
```

```
module nand2 (input wire i0, i1, output wire o);  
    wire t;  
    and2 and2_0 (i0, i1, t);  
    invert invert_0 (t, o);  
endmodule
```

```
module nor2 (input wire i0, i1, output wire o);  
    wire t;  
    or2 or2_0 (i0, i1, t);  
    invert invert_0 (t, o);  
endmodule
```

```
endmodule
```

```
module xnor2 (input wire i0, i1, output wire o);
```

```
    wire t;
```

```
    xor2 xor2_0 (i0, i1, t);
```

```
    invert invert_0 (t, o);
```

```
endmodule
```

```
module and3 (input wire i0, i1, i2, output wire o);
```

```
    wire t;
```

```
    and2 and2_0 (i0, i1, t);
```

```
    and2 and2_1 (i2, t, o);
```

```
endmodule
```

```
module or3 (input wire i0, i1, i2, output wire o);
```

```
    wire t;
```

```
    or2 or2_0 (i0, i1, t);
```

```
    or2 or2_1 (i2, t, o);
```

```
endmodule
```

```
module nor3 (input wire i0, i1, i2, output wire o);
```

```
    wire t;
```

```
    or2 or2_0 (i0, i1, t);  
    nor2 nor2_0 (i2, t, o);  
endmodule
```

```
module nand3 (input wire i0, i1, i2, output wire o);  
    wire t;  
    and2 and2_0 (i0, i1, t);  
    nand2 nand2_1 (i2, t, o);  
endmodule
```

```
module xor3 (input wire i0, i1, i2, output wire o);  
    wire t;  
    xor2 xor2_0 (i0, i1, t);  
    xor2 xor2_1 (i2, t, o);  
endmodule
```

```
module xnor3 (input wire i0, i1, i2, output wire o);  
    wire t;  
    xor2 xor2_0 (i0, i1, t);  
    xnor2 xnor2_0 (i2, t, o);  
endmodule
```

```
module mux2 (input wire i0, i1, j, output wire o);  
    assign o = (j==0)?i0:i1;  
endmodule
```

```
module mux4 (input wire [0:3] i, input wire j1, j0, output wire o);  
    wire t0, t1;  
    mux2 mux2_0 (i[0], i[1], j1, t0);  
    mux2 mux2_1 (i[2], i[3], j1, t1);  
    mux2 mux2_2 (t0, t1, j0, o);  
endmodule
```

```
module mux8 (input wire [0:7] i, input wire j2, j1, j0, output wire o);  
    wire t0, t1;  
    mux4 mux4_0 (i[0:3], j2, j1, t0);  
    mux4 mux4_1 (i[4:7], j2, j1, t1);  
    mux2 mux2_0 (t0, t1, j0, o);  
endmodule
```

```
module demux2 (input wire i, j, output wire o0, o1);  
    assign o0 = (j==0)?i:1'b0;  
    assign o1 = (j==1)?i:1'b0;  
endmodule
```

```
module demux4 (input wire i, j1, j0, output wire [0:3] o);  
    wire t0, t1;  
    demux2 demux2_0 (i, j1, t0, t1);  
    demux2 demux2_1 (t0, j0, o[0], o[1]);  
    demux2 demux2_2 (t1, j0, o[2], o[3]);  
endmodule
```

```
module demux8 (input wire i, j2, j1, j0, output wire [0:7] o);  
    wire t0, t1;  
    demux2 demux2_0 (i, j2, t0, t1);  
    demux4 demux4_0 (t0, j1, j0, o[0:3]);  
    demux4 demux4_1 (t1, j1, j0, o[4:7]);  
endmodule
```

```
module fulladd(input wire a, b, cin, output wire sum, cout);  
    wire [4:0] t;  
    xor2 x0(a, b, t[0]);  
    xor2 x1(t[0], cin, sum);  
  
    and2 a0(a, b, t[1]);  
    and2 a1(a, cin, t[2]);
```

```
and2 a2(b, cin, t[3]);
```

```
or2 o0(t[1], t[2], t[4]);
```

```
or2 o1(t[3], t[4], cout);
```

```
endmodule
```

```
// Write code for modules you need here
```

```
module alu1(input wire [1:0] op, input wire i0, i1, cin, output wire o,  
cout);
```

```
// Declare wires here
```

```
    wire xorOut;
```

```
    wire fullAddSum;
```

```
    wire andOut;
```

```
    wire orOut;
```

```
    wire mux1Out;
```

```
    wire mux2Out;
```

```
// Instantiate modules here
```

```
    xor2 x1(i1, op[0], xorOut);
```

```
    fulladd f1(i0, xorOut, op[0], fullAddSum, cout);
```

```
and2 a1(i0, i1, andOut);  
or2 o1(i0, i1, orOut);  
mux2 m1(andOut, orOut, op[0], mux1Out);  
mux2 m2(mux1Out, fullAddSum, op[1], o);
```

```
endmodule
```

```
module alu(input wire [1:0] op, input wire [15:0] i0, i1, output wire  
[15:0] o, output wire cout);
```

```
// Declare wires here
```

```
    wire [14:0]c;
```

```
// Instantiate modules here
```

```
    alu1 a1(i0[0],i1[0],op[0],op[1],o[0],c[0]);  
    alu1 a2(i0[1],i1[1],c[0],op[1],o[1],c[1]);  
    alu1 a3(i0[2],i1[2],c[1],op[1],o[2],c[2]);  
    alu1 a4(i0[3],i1[3],c[2],op[1],o[3],c[3]);  
    alu1 a5(i0[4],i1[4],c[3],op[1],o[4],c[4]);  
    alu1 a6(i0[5],i1[5],c[4],op[1],o[5],c[5]);  
    alu1 a7(i0[6],i1[6],c[5],op[1],o[6],c[6]);  
    alu1 a8(i0[7],i1[7],c[6],op[1],o[7],c[7]);
```



```
alu1 a9(i0[8],i1[8],c[7],op[1],o[8],c[8]);
alu1 a10(i0[9],i1[9],c[8],op[1],o[9],c[9]);
alu1 a11(i0[10],i1[10],c[9],op[1],o[10],c[10]);
alu1 a12(i0[11],i1[11],c[10],op[1],o[11],c[11]);
alu1 a13(i0[12],i1[12],c[11],op[1],o[12],c[12]);
alu1 a14(i0[13],i1[13],c[12],op[1],o[13],c[13]);
alu1 a15(i0[14],i1[14],c[13],op[1],o[14],c[14]);
alu1 a16(i0[15],i1[15],c[14],op[1],o[15],cout);
```

```
endmodule
```

```
module df (input wire clk, in, output wire out);
```

```
reg df_out;
```

```
always@(posedge clk) df_out <= in;
```

```
assign out = df_out;
```

```
endmodule
```

```
module dfr (input wire clk, reset, in, output wire out);
```

```
wire reset_, df_in;
```

```
invert invert_0 (reset, reset_);
```

```
and2 and2_0 (in, reset_, df_in);
```

```
df df_0 (clk, df_in, out);
```

```
endmodule
```

```
module dfri (input wire clk, reset, load, in, output wire out);
```

```
    wire _in;
```

```
    mux2 mux2_0(out, in, load, _in);
```

```
    dfr dfr_1(clk, reset, _in, out);
```

```
endmodule
```

```
module dfri16(input wire clk,reset,load,input wire [15:0] in ,output  
wire [15:0] out);
```

```
    dfri f0(clk,reset,load,in[0],out[0]);
```

```
    dfri f1(clk,reset,load,in[1],out[1]);
```

```
    dfri f2(clk,reset,load,in[2],out[2]);
```

```
    dfri f3(clk,reset,load,in[3],out[3]);
```

```
    dfri f4(clk,reset,load,in[4],out[4]);
```

```
    dfri f5(clk,reset,load,in[5],out[5]);
```

```
    dfri f6(clk,reset,load,in[6],out[6]);
```

```
    dfri f7(clk,reset,load,in[7],out[7]);
```

```
    dfri f8(clk,reset,load,in[8],out[8]);
```

```
    dfri f9(clk,reset,load,in[9],out[9]);
```

```
    dfri f10(clk,reset,load,in[10],out[10]);
```

```
dfri f11(clk,reset,load,in[11],out[11]);  
dfri f12(clk,reset,load,in[12],out[12]);  
dfri f13(clk,reset,load,in[13],out[13]);  
dfri f14(clk,reset,load,in[14],out[14]);  
dfri f15(clk,reset,load,in[15],out[15]);
```

```
endmodule
```

```
module mux128_16(input wire [15:0]i0,i1,i2,i3,i4,i5,i6,i7,input wire  
s0,s1,s2,output wire [15:0]o);
```

```
    mux8
```

```
mx0({i0[0],i1[0],i2[0],i3[0],i4[0],i5[0],i6[0],i7[0]},s2,s1,s0,o[0]);
```

```
    mux8
```

```
mx1({i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]},s2,s1,s0,o[1]);
```

```
    mux8
```

```
mx2({i0[2],i1[2],i2[2],i3[2],i4[2],i5[2],i6[2],i7[2]},s2,s1,s0,o[2]);
```

```
    mux8
```

```
mx3({i0[3],i1[3],i2[3],i3[3],i4[3],i5[3],i6[3],i7[3]},s2,s1,s0,o[3]);
```

```
    mux8
```

```
mx4({i0[4],i1[4],i2[4],i3[4],i4[4],i5[4],i6[4],i7[4]},s2,s1,s0,o[4]);
```

mux8

mx5({i0[5],i1[5],i2[5],i3[5],i4[5],i5[5],i6[5],i7[5]},s2,s1,s0,o[5]);

mux8

mx6({i0[6],i1[6],i2[6],i3[6],i4[6],i5[6],i6[6],i7[6]},s2,s1,s0,o[6]);

mux8

mx7({i0[7],i1[7],i2[7],i3[7],i4[7],i5[7],i6[7],i7[7]},s2,s1,s0,o[7]);

mux8

mx8({i0[8],i1[8],i2[8],i3[8],i4[8],i5[8],i6[8],i7[8]},s2,s1,s0,o[8]);

mux8

mx9({i0[9],i1[9],i2[9],i3[9],i4[9],i5[9],i6[9],i7[9]},s2,s1,s0,o[9]);

mux8

mx10({i0[10],i1[10],i2[10],i3[10],i4[10],i5[10],i6[10],i7[10]},s2,s1,s0,o[10]);

mux8

mx11({i0[11],i1[11],i2[11],i3[11],i4[11],i5[11],i6[11],i7[11]},s2,s1,s0,o[11]);

mux8

mx12({i0[12],i1[12],i2[12],i3[12],i4[12],i5[12],i6[12],i7[12]},s2,s1,s0,o[12]);

mux8

mx13({i0[13],i1[13],i2[13],i3[13],i4[13],i5[13],i6[13],i7[13]},s2,s1,s0,o[13]);

mux8

mx14({i0[14],i1[14],i2[14],i3[14],i4[14],i5[14],i6[14],i7[14]},s2,s1,s0,o[14]);

```
    mux8
mx15({i0[15],i1[15],i2[15],i3[15],i4[15],i5[15],i6[15],i7[15]},s2,s1,s0,o[
15]);

endmodule
```

```
module reg_file (input wire clk, reset, wr, input wire [2:0] rd_addr_a,
rd_addr_b, wr_addr, input wire [15:0] d_in, output wire [15:0]
d_out_a, d_out_b);
```

```
    // Declare wires here
```

```
    wire [0:7]load;
```

```
    wire [0:15]r0,r1,r2,r3,r4,r5,r6,r7;
```

```
    // Instantiate modules here
```

```
    demux8 d0(wr,wr_addr[2],wr_addr[1],wr_addr[0],load);
```

```
    dfrl16 reg0(clk,reset,load[0],d_in,r0);
```

```
    dfrl16 reg1(clk,reset,load[1],d_in,r1);
```

```
    dfrl16 reg2(clk,reset,load[2],d_in,r2);
```

```
    dfrl16 reg3(clk,reset,load[3],d_in,r3);
```

```
    dfrl16 reg4(clk,reset,load[4],d_in,r4);
```

```
dfrl16 reg5(clk,reset,load[5],d_in,r5);
```

```
dfrl16 reg6(clk,reset,load[6],d_in,r6);
```

```
dfrl16 reg7(clk,reset,load[7],d_in,r7);
```

```
    mux128_16
```

```
m0(r0,r1,r2,r3,r4,r5,r6,r7,rd_addr_a[0],rd_addr_a[1],rd_addr_a[2],d_
out_a);
```

```
    mux128_16
```

```
m1(r0,r1,r2,r3,r4,r5,r6,r7,rd_addr_b[0],rd_addr_b[1],rd_addr_b[2],d_
out_b);
```

```
endmodule
```

```
module mux2_16(input wire [15:0] din_regular, alu_out, input wire i,
output wire [15:0]din_final);
```

```
    mux2 m0(din_regular[0], alu_out[0], i, din_final[0]);
```

```
    mux2 m1(din_regular[1], alu_out[1], i, din_final[1]);
```

```
    mux2 m2(din_regular[2], alu_out[2], i, din_final[2]);
```

```
    mux2 m3(din_regular[3], alu_out[3], i, din_final[3]);
```

```
    mux2 m4(din_regular[4], alu_out[4], i, din_final[4]);
```

```
    mux2 m5(din_regular[5], alu_out[5], i, din_final[5]);
```

```
    mux2 m6(din_regular[6], alu_out[6], i, din_final[6]);
```

```
    mux2 m7(din_regular[7], alu_out[7], i, din_final[7]);
```

```

mux2 m8(din_regular[8], alu_out[8], i, din_final[8]);
mux2 m9(din_regular[9], alu_out[9], i, din_final[9]);
mux2 m10(din_regular[10], alu_out[10], i, din_final[10]);
mux2 m11(din_regular[11], alu_out[11], i, din_final[11]);
mux2 m12(din_regular[12], alu_out[12], i, din_final[12]);
mux2 m13(din_regular[13], alu_out[13], i, din_final[13]);
mux2 m14(din_regular[14], alu_out[14], i, din_final[14]);
mux2 m15(din_regular[15], alu_out[15], i, din_final[15]);
endmodule

```

```

module reg_alu (input wire clk, reset, sel, wr, input wire [1:0] op,
input wire [2:0] rd_addr_a, rd_addr_b, wr_addr, input wire [15:0]
d_in, output wire [15:0] d_out_a, d_out_b, output wire cout);

```

```

// Declare wires here

```

```

wire [15:0] alu_out;

```

```

wire [15:0] din1;

```

```

// Instantiate modules here

```

```

mux2_16 m0(d_in, alu_out, sel, din1);

```

```
    reg_file reg0(clk, reset, wr, rd_addr_a, rd_addr_b, wr_addr, din1,  
d_out_a, d_out_b);  
    alu alu0(op, d_out_a, d_out_b, alu_out, cout);  
  
endmodule
```

tb_reg_alu.v :

```
`timescale 1 ns / 100 ps  
`define TESTVECS 8  
  
module tb;  
    reg clk, reset, wr, sel;  
    reg [1:0] op;  
    reg [2:0] rd_addr_a, rd_addr_b, wr_addr; reg [15:0] d_in;  
    wire [15:0] d_out_a, d_out_b;  
    reg [28:0] test_vecs [0:(`TESTVECS-1)];  
    integer i;  
    initial begin $dumpfile("tb_reg_alu.vcd"); $dumpvars(0,tb); end  
    initial begin reset = 1'b1; #12.5 reset = 1'b0; end  
    initial clk = 1'b0; always #5 clk =~ clk;  
    initial begin
```


test_vecs[0][28] = 1'b0; test_vecs[0][27] = 1'b1; test_vecs[0][26:25]
= 2'b00;

test_vecs[0][24:22] = 3'o4; test_vecs[0][21:19] = 3'o3;

test_vecs[0][18:16] = 3'h3; test_vecs[0][15:0] = 16'hcdef;

test_vecs[1][28] = 1'b0; test_vecs[1][27] = 1'b1; test_vecs[1][26:25]
= 2'b11;

test_vecs[1][24:22] = 3'o1; test_vecs[1][21:19] = 3'o5;

test_vecs[1][18:16] = 3'o7; test_vecs[1][15:0] = 16'h3210;

test_vecs[2][28] = 1'b0; test_vecs[2][27] = 1'b1; test_vecs[2][26:25]
= 2'b10;

test_vecs[2][24:22] = 3'o3; test_vecs[2][21:19] = 3'o7;

test_vecs[2][18:16] = 3'o5; test_vecs[2][15:0] = 16'h4567;

test_vecs[3][28] = 1'b0; test_vecs[3][27] = 1'b1; test_vecs[3][26:25]
= 2'b01;

test_vecs[3][24:22] = 3'o1; test_vecs[3][21:19] = 3'o5;

test_vecs[3][18:16] = 3'o1; test_vecs[3][15:0] = 16'hba98;

test_vecs[4][28] = 1'b0; test_vecs[4][27] = 1'b0; test_vecs[4][26:25]
= 2'b11;

test_vecs[4][24:22] = 3'o1; test_vecs[4][21:19] = 3'o5;

```
test_vecs[4][18:16] = 3'o1; test_vecs[4][15:0] = 16'h2345;
```

```
test_vecs[5][28] = 1'b1; test_vecs[5][27] = 1'b1; test_vecs[5][26:25]  
= 2'b00;
```

```
test_vecs[5][24:22] = 3'o1; test_vecs[5][21:19] = 3'o5;
```

```
test_vecs[5][18:16] = 3'o2; test_vecs[5][15:0] = 16'hde33;
```

```
test_vecs[6][28] = 1'b1; test_vecs[6][27] = 1'b1; test_vecs[6][26:25]  
= 2'b01;
```

```
test_vecs[6][24:22] = 3'o3; test_vecs[6][21:19] = 3'o7;
```

```
test_vecs[6][18:16] = 3'o4; test_vecs[6][15:0] = 16'haa21;
```

```
test_vecs[7][28] = 1'b1; test_vecs[7][27] = 1'b0; test_vecs[7][26:25]  
= 2'b01;
```

```
test_vecs[7][24:22] = 3'o0; test_vecs[7][21:19] = 3'o0;
```

```
test_vecs[7][18:16] = 3'o2; test_vecs[7][15:0] = 16'ha341;
```

```
end
```

```
initial {sel, wr, op, rd_addr_a, rd_addr_b, wr_addr, d_in} = 0;
```

```
reg_alu reg_alu_0 (clk, reset, sel, wr, op, rd_addr_a, rd_addr_b,  
wr_addr, d_in,
```

```
d_out_a, d_out_b, cout);
```

```
initial begin
```

```
#6 for(i=0;i<`TESTVECS;i=i+1)
```

```

begin #10 {sel, wr, op, rd_addr_a, rd_addr_b, wr_addr,
d_in}=test_vecs[i]; end

#100 $finish;

end

endmodule

```

Output waveform

```

student@pessat196: ~/Desktop/PES1UG20CS435/lab6/Lab5-Student copy
student@pessat196:~/Desktop/PES1UG20CS435/lab6/Lab5-Student copy$ ^C
student@pessat196:~/Desktop/PES1UG20CS435/lab6/Lab5-Student copy$ iverilog reg_alu.v tb_reg_alu.v
reg_alu.v:151: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:151:      : Padding 1 high bits of the port.
reg_alu.v:152: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:152:      : Padding 1 high bits of the port.
reg_alu.v:153: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:153:      : Padding 1 high bits of the port.
reg_alu.v:154: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:154:      : Padding 1 high bits of the port.
reg_alu.v:155: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:155:      : Padding 1 high bits of the port.
reg_alu.v:156: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:156:      : Padding 1 high bits of the port.
reg_alu.v:157: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:157:      : Padding 1 high bits of the port.
reg_alu.v:158: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:158:      : Padding 1 high bits of the port.
reg_alu.v:159: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:159:      : Padding 1 high bits of the port.
reg_alu.v:160: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:160:      : Padding 1 high bits of the port.
reg_alu.v:161: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:161:      : Padding 1 high bits of the port.
reg_alu.v:162: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:162:      : Padding 1 high bits of the port.
reg_alu.v:163: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:163:      : Padding 1 high bits of the port.
reg_alu.v:164: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:164:      : Padding 1 high bits of the port.
reg_alu.v:165: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:165:      : Padding 1 high bits of the port.
reg_alu.v:166: warning: Port 1 (op) of alu1 expects 2 bits, got 1.
reg_alu.v:166:      : Padding 1 high bits of the port.
student@pessat196:~/Desktop/PES1UG20CS435/lab6/Lab5-Student copy$ vvp a.out
VCD info: dumpfile tb_reg_alu.vcd opened for output.
student@pessat196:~/Desktop/PES1UG20CS435/lab6/Lab5-Student copy$ gtkwave tb_reg_alu.vcd

GTKWave Analyzer v3.3.66 (w)1999-2015 BSI

[0] start time.
[186000] end time.

```

