```
-- Test Bench for counter (ESD figure 2.6)
-- by Weijun Zhang, 04/2001
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
use ieee.std logic arith.all;
entity counter TB is
                                       -- entity declaration
end counter TB;
______
architecture TB of counter TB is
    component counter
            clock: in std_logic;
clear: in std_logic;
count: in std_logic;
Q: out std_logic_vector(1 downto 0)
    port(
    );
    end component;
    signal T_clock: std_logic;
signal T_clear: std_logic;
signal T_count: std_logic;
signal T_Q: std_logic_vector(1 downto 0);
begin
    U counter: counter port map (T clock, T clear, T count, T Q);
    process
    begin
        T clock <= '0';
                                       -- clock cycle is 10 ns
        wait for 5 ns;
        T clock <= '1';
    end Whitefar, 5 ns;
    process
        variable err cnt: integer :=0;
    begin
        T clear <= '1';
                                         -- start counting
        T count <= '1';
        wait for 20 ns;
        T clear <= '0';
                                        -- clear output
        -- test case 1
        wait for 10 ns;
        assert (T Q=1) report "Failed case 1" severity error;
```

```
if (T Q/=1) then
           err cnt := err cnt+1;
       end if;
       -- test case 2
       wait for 10 ns;
       assert (T Q=2) report "Failed case 2" severity error;
       if (T Q/=2) then
           err_cnt := err cnt+1;
       end if;
       -- test case 3
       wait for 10 ns;
       assert (T Q=3) report "Failed case 3" severity error;
       if (T Q/=3) then
           err cnt := err cnt+1;
       end if;
       -- test case 4
       wait for 10 ns;
       assert (T Q=0) report "Failed case 4" severity error;
       if (T Q/=0) then
           err cnt := err cnt+1;
       end if;
       -- test case 5
       wait for 20 ns;
       T clear <= '1';
       wait for 10 ns;
       assert (T Q=0) report "Failed case 5" severity error;
       if (T Q/=0) then
           err_cnt := err_cnt+1;
       end if;
       -- summary of all the tests
       if (err cnt=0) then
           assert false
           report "Testbench of Adder completed successfully!"
           severity note;
       else<sub>assert</sub> true
           report "Something wrong, try again"
           severity error;
       end if;
       wait;
    end process;
end TB;
configuration CFG TB of counter TB is
       for TB
       end for;
end CFG TB;
           _____
```