```
-- Test Bench for 3-bit shift register (ESD figure 2.6)
-- by Weijun Zhang, 04/2001
-- please note usually the processes within testbench do
-- not have sesitive list.
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std logic unsigned.all;
entity shifter TB is
                                    -- entity declaration
end shifter TB;
architecture TB of shifter TB is
    component shift req
   port( I: in std logic;
          clock: in std_logic;
shift: in std_logic;
           Q: out std logic
    );
   end component;
   begin
   U shifter: shift reg port map (T I, T clock, T shift, T Q);
    -- concurrent process of clock
   process
   begin
       T clock <= '0';
       wait for 5 ns;
       T clock <= '1';
       wait for 5 ns;
    end process;
    -- concurrent process of test
   process
       variable err cnt: integer := 0;
   begin
       T shift <= '1';
                                     -- start shifting
       T <= '0';
       wait for 20 ns;
       T I <= '1';
                                    -- 1st/2nd bit input
       wait for 20 ns;
       T I <= '0';
                                    -- 3rd bit input
       wait for 10 ns;
```

```
T I <= '1';
                                 -- 4th bit input
   wait;
end process;
process
   variable err cnt: integer :=0;
begin
   -- case 1
   wait for 30 ns;
   assert(T Q='0') report "Test1 Failed !"
   severity error;
   if (T Q/='0') then
       err cnt:=err cnt+1;
   end if;
   -- case 2
   wait for 10 ns;
   assert(T Q='0') report "Test2 Failed !"
   severity error;
   if (T Q/='0') then
       err cnt:=err cnt+1;
   end if;
   -- case 3
   wait for 10 ns;
   assert(T Q='1') report "Test3 Failed !"
   severity error;
   if (T Q/='1') then
       err cnt:=err cnt+1;
   end if;
   -- case 4
   wait for 10 ns;
   assert(T Q='1') report "Test4 Failed !"
   severity error;
   if (T Q/='1') then
       err cnt:=err_cnt+1;
   end if;
   -- summary of all the tests
   if (err cnt=0) then
       assert (false)
       report "Testbench of Shifter completed successfully!"
       severity note;
   else
       assert (true)
       report "Something wrong, try again!"
       severity error;
   end if;
   wait;
end process;
```