



### Car Parking System in VHDL

This [VHDL project](#) presents a car parking system in VHDL using Finite State Machine (FSM). VHDL code and testbench for the car parking system are fully provided.

The [VHDL car parking system](#) is shown in the following figure. There is a front sensor to detect vehicles going to the gate of the car parking system. Another back sensor is to detect if the coming vehicle passed the gate and getting into the car park.



The car parking system in [VHDL](#) operates under the control of a [Finite State Machine \(FSM\)](#) as follows:



Initially, the FSM is in IDLE state. If there is a vehicle coming detected by the front sensor, FSM is switched to WAIT\_PASSWORD state for 4 cycles. The car will input the password in this state; if the password is correct, the gate is opened to let the car get in the car park and FSM turns to RIGHT\_PASS state; a Green LED will be blinking. Otherwise, FSM turns to WRONG\_PASS state; a Red LED will be blinking and it requires the car to enter the password again until the password is correct. When the current car gets into the car park detected by the back sensor and there is the next car coming, the FSM is switched to STOP state and the Red LED will be blinking so that the next car will be noticed to stop and enter the password. After the car passes the gate and gets into the car park, the FSM returns to IDLE state.

VHDL code for the car parking system using FSM:



Join 18,000



FPGA4STUD

#### Popular FPGA

Veril  
D Fl  
fund:  
digit  
code  
presented in this p

Veril  
Logi  
Last  
Logi  
desig  
in VHDL . Full VHI  
was presented. Ti

[FPG  
Segr  
Basy  
This  
guide  
the 4-digit seven-se  
Basy 3 FPGA Bo  
controller will be ..

Veril  
with  
In th  
for c  
will b  
up counter, down  
counter, and r...

Imag  
FPG  
This  
to sh  
proc  
Verilog from readi  
image (.bmp) in V

VHD  
Segr  
3 FP  
Last  
FPG  
control the 4-digit  
Basy 3 FPGA. A  
display...

VHD  
Logi  
Arith  
) is c  
impc  
components in CF  
executes logic and



```

-- the current car going into the car park
elseif(back_sensor= '1') then
    -- if the current car passed the gate an going into the car park
    -- and there is no next car, go to IDLE
next_state <= IDLE;
else
next_state <= RIGHT_PASS;
end if;
when STOP =>
    if((password_1="01")and(password_2="10"))then
        -- check password of the next car
        -- if the pass is correct, let them in
next_state <= RIGHT_PASS;
    else
next_state <= STOP;
    end if;
when others => next_state <= IDLE;
end case;
end process;
-- wait for password
process(clk,reset_n)
begin
    if(reset_n='0') then
counter_wait <= (others => '0');
    elseif(rising_edge(clk))then
        if(current_state=WAIT_PASSWORD)then
            counter_wait <= counter_wait + x"00000001";
        else
            counter_wait <= (others => '0');
        end if;
    end if;
end process;
-- output
process(clk) -- change this clock to change the LED blinking period
begin
    if(rising_edge(clk)) then
        case(current_state) is
            when IDLE =>
                green_tmp <= '0';
                red_tmp <= '0';
                HEX_1 <= "1111111"; -- off
                HEX_2 <= "1111111"; -- off
            when WAIT_PASSWORD =>
                green_tmp <= '0';
                red_tmp <= '1';
                -- RED LED turn on and Display 7-segment LED as EN to let the car know they need
                HEX_1 <= "0000110"; -- E
                HEX_2 <= "0101011"; -- n
            when WRONG_PASS =>
                green_tmp <= '0'; -- if password is wrong, RED LED blinking
                red_tmp <= not red_tmp;
                HEX_1 <= "0000110"; -- E
                HEX_2 <= "0000110"; -- E
            when RIGHT_PASS =>
                green_tmp <= not green_tmp;
                red_tmp <= '0'; -- if password is correct, GREEN LED blinking
                HEX_1 <= "0000010"; -- 6
                HEX_2 <= "1000000"; -- 0
            when STOP =>
                green_tmp <= '0';
                red_tmp <= not red_tmp; -- Stop the next car and RED LED blinking
                HEX_1 <= "0010010"; -- 5
                HEX_2 <= "0001100"; -- P
            when others =>
                green_tmp <= '0';
                red_tmp <= '0';
                HEX_1 <= "1111111"; -- off
                HEX_2 <= "1111111"; -- off
        end case;
    end if;
end process;

```

```

    end case;
end if;
end process;
RED_LED <= red_tmp ;
GREEN_LED <= green_tmp;

end Behavioral;

```

#### VHDL Testbench code for the car parking system using FSM:

```

-- fpga4student.com FPGA projects, Verilog projects, VHDL projects
-- VHDL project: VHDL code for car parking system
-- Testbench code for car parking system in VHDL
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY tb_car_parking_system_VHDL IS
END tb_car_parking_system_VHDL;

ARCHITECTURE behavior OF tb_car_parking_system_VHDL IS

    -- Component Declaration for the car parking system in VHDL

    COMPONENT Car_Parking_System_VHDL
    PORT(
        clk : IN std_logic;
        reset_n : IN std_logic;
        front_sensor : IN std_logic;
        back_sensor : IN std_logic;
        password_1 : IN std_logic_vector(1 downto 0);
        password_2 : IN std_logic_vector(1 downto 0);
        GREEN_LED : OUT std_logic;
        RED_LED : OUT std_logic;
        HEX_1 : OUT std_logic_vector(6 downto 0);
        HEX_2 : OUT std_logic_vector(6 downto 0)
    );
    END COMPONENT;

    --Inputs
    signal clk : std_logic := '0';
    signal reset_n : std_logic := '0';
    signal front_sensor : std_logic := '0';
    signal back_sensor : std_logic := '0';
    signal password_1 : std_logic_vector(1 downto 0) := (others => '0');
    signal password_2 : std_logic_vector(1 downto 0) := (others => '0');

    --Outputs
    signal GREEN_LED : std_logic;
    signal RED_LED : std_logic;
    signal HEX_1 : std_logic_vector(6 downto 0);
    signal HEX_2 : std_logic_vector(6 downto 0);

    -- Clock period definitions
    constant clk_period : time := 10 ns;

BEGIN

    -- Instantiate the car parking system in VHDL
    Car_park_system: Car_Parking_System_VHDL PORT MAP (
        clk => clk,
        reset_n => reset_n,
        front_sensor => front_sensor,
        back_sensor => back_sensor,
        password_1 => password_1,
        password_2 => password_2,
        GREEN_LED => GREEN_LED,
        RED_LED => RED_LED,

```

```


        HEX_1 => HEX_1,
        HEX_2 => HEX_2
    );

    -- Clock process definitions
    clk_process :process
    begin
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk_period/2;
    end process;
    -- Stimulus process
    stim_proc: process
    begin
        reset_n <= '0';
        front_sensor <= '0';
        back_sensor <= '0';
        password_1 <= "00";
        password_2 <= "00";
        wait for clk_period*10;
        reset_n <= '1';
        wait for clk_period*10;
        front_sensor <= '1';
        wait for clk_period*10;
        password_1 <= "01";
        password_2 <= "10";
        wait until HEX_1 = "0000010";
        password_1 <= "00";
        password_2 <= "00";
        back_sensor <= '1';
        wait until HEX_1 = "0010010"; -- stop the next car and require password
        password_1 <= "01";
        password_2 <= "10";
        front_sensor <= '0';
        wait until HEX_1 = "0000010";
        password_1 <= "00";
        password_2 <= "00";
        back_sensor <= '1';
        wait until HEX_1 = "1111111";
        back_sensor <= '0';
        -- insert your stimulus here

        wait;
    end process;

END;
```

Simulation waveform for the car parking system in VHDL:



The simulation waveform shows the functional operations of the car parking system in VHDL. You can change the VHDL code to increase the blinking period of the Green LED and Red LED. Also, you can change the period of waiting for password being entered in the FSM VHDL code of the car parking system.

Verilog code for the car parking system: [here](#).

Recommended VHDL projects:

1. [What is an FPGA? How VHDL works on FPGA](#)
2. [VHDL code for FIFO memory](#)
3. [VHDL code for FIR Filter](#)

4. [VHDL code for 8-bit Microcontroller](#)
5. [VHDL code for Matrix Multiplication](#)
6. [VHDL code for Switch Tail Ring Counter](#)
7. [VHDL code for digital alarm clock on FPGA](#)
8. [VHDL code for 8-bit Comparator](#)
9. [How to load a text file into FPGA using VHDL](#)
10. [VHDL code for D Flip Flop](#)
11. [VHDL code for Full Adder](#)
12. [PWM Generator in VHDL with Variable Duty Cycle](#)
13. [VHDL code for ALU](#)
14. [VHDL code for counters with testbench](#)
15. [VHDL code for 16-bit ALU](#)
16. [Shifter Design in VHDL](#)
17. [Non-linear Lookup Table Implementation in VHDL](#)
18. [Cryptographic Coprocessor Design in VHDL](#)
19. [Verilog vs VHDL: Explain by Examples](#)
20. [VHDL Code for Clock Divider on FPGA](#)
21. [How to generate a clock enable signal instead of creating another clock domain](#)
22. [VHDL code for debouncing buttons on FPGA](#)
23. [VHDL code for Traffic light controller](#)
24. [VHDL code for a simple 2-bit comparator](#)
25. [VHDL code for a single-port RAM](#)
26. [VHDL code for Car Parking System using FSM](#)
27. [VHDL coding vs Software Programming](#)
28. [VHDL code for MIPS Processor](#)
29. [VHDL code for Moore FSM Sequence Detector](#)
30. [VHDL code for Seven-Segment Display on Basys 3 FPGA](#)



### 3 comments:



**Unknown** November 20, 2017 at 3:10 PM

Hi, by chance, did you do it in physics?

[Reply](#)



**Unknown** March 6, 2018 at 10:34 PM

how to map HEX\_2 (6 down to 0) in XDC when there are Anode(3 down to 0)?

[Reply](#)



**Unknown** February 10, 2020 at 8:02 AM

can you just provide the circuit diagram for my mini project

[Reply](#)

To leave a comment, click the button below to sign in with Google.

SIGN IN WITH GOOGLE



[Newer Post](#)

[Home](#)

[Older Post](#)

### Trending FPGA Projects

[Verilog code for D Flip Flop](#)



D Flip-Flop is a fundamental component in digital logic circuits. Verilog code for D Flip Flop is presented in this project. There are t...



#### [Verilog code for counter with testbench](#)

In this project, Verilog code for counters with testbench will be presented including up counter, down counter, up-down counter, and r...




#### [Verilog code for Arithmetic Logic Unit \(ALU\)](#)

Last time , an Arithmetic Logic Unit ( ALU ) is designed and implemented in VHDL . Full VHDL code for the ALU was presented. Today, f...



#### [Full Verilog code for Moore FSM Sequence Detector](#)

This Verilog project is to present a full Verilog code for Sequence Detector using Moore FSM . A Verilog Testbench for the Moore FSM sequ...



#### [\[FPGA Tutorial\] Seven-Segment LED Display on Basys 3 FPGA](#)

This FPGA tutorial will guide you how to control the 4-digit seven-segment display on Basys 3 FPGA Board. A display controller will be ...



#### [VHDL code for Seven-Segment Display on Basys 3 FPGA](#)

Last time , I wrote a full FPGA tutorial on how to control the 4-digit 7-segment display on Basys 3 FPGA. A full Verilog code for displayi...




#### [Verilog code for Clock divider on FPGA](#)

Last time , I presented a VHDL code for a clock divider on FPGA. This Verilog project provides full Verilog code for the Clock Divider on...



#### [Verilog code for Traffic light controller](#)

A Verilog source code for a traffic light controller on FPGA is presented. A sensor on the farm is to detect if there are any vehicles...



#### [Verilog Code for 16-bit RISC Processor](#)

In this V erilog project , Verilog code for a 16-bit RISC processor is presented. The RISC processor is designed based on its instructi...



#### [VHDL code for D Flip Flop](#)

VHDL code for D Flip Flop is presented in this project. Verilog code for D Flip Flop here . There are several types of D Flip Flops such ...

