```
-- n-bit Register (ESD book figure 2.6)
-- by Weijun Zhang, 04/2001
-- KEY WORD: concurrent, generic and range
_____
library ieee ;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
_____
entity reg is
generic(n: natural :=2);
port( I: in std_logic_vector(n-1 downto 0);
      clock: in std logic;
      load: in std logic;
      clear: in std logic;
      Q: out std logic vector(n-1 downto 0)
);
end req;
architecture behv of reg is
   signal Q tmp: std logic vector(n-1 downto 0);
begin
   process(I, clock, load, clear)
   begin
      if clear = '0' then
          -- use 'range in signal assigment
          Q_tmp <= (Q_tmp'range => '0');
      elsif (clock='1' and clock'event) then
          if load = '1' then
             Q tmp <= I;
          end if;
      end if;
   end process;
   -- concurrent statement
   Q \le Q tmp;
end behv;
_____
```