



Full VHDL code for Moore FSM Sequence Detector

Last time, I presented a Verilog code together with Testbench for Sequence Detector using FSM. The sequence being detected was "1011".

This VHDL project presents a full VHDL code for Moore FSM Sequence Detector. A VHDL Testbench is also provided for simulation. The sequence to be detected is "1001".



The Moore FSM state diagram for the sequence detector is shown in the following figure.



VHDL code for Moore FSM Sequence Detector is designed based on Moore FSM's state diagram and block diagram:

```
-- fpga4student.com: FPGA projects, Verilog projects, VHDL projects
-- VHDL project: VHDL code for Sequence Detector using Moore FSM
-- The sequence being detected is "1001" or One Zero Zero One
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity VHDL_MOORE_FSM_Sequence_Detector is
port (
    clock: in std_logic; --- clock signal
    reset: in std_logic; -- reset input
    sequence_in: in std_logic; -- binary sequence input
    detector_out: out std_logic -- output of the VHDL sequence detector
);
end VHDL_MOORE_FSM_Sequence_Detector;

architecture Behavioral of VHDL_MOORE_FSM_Sequence_Detector is
type MOORE_FSM is (Zero, One, OneZero, OneZeroZero, OneZeroZeroOne);
signal current_state, next_state: MOORE_FSM;

begin
```



Join 18,000



Popular FPGA

Veril
D Fl
fund
digit
code
presented in this p

Veril
Logi
Last
Logi
desig
in VHDL . Full VHI
was presented. Ti

[FPG
Segr
Basy
This
guide
the 4-digit seven-
Basy 3 FPGA Bo
controller will be ..

Veril
with
In th
for c
will b
up counter, down
counter, and r...

Imag
FPG
This
to sh
proc
Verilog from readi
image (.bmp) in V

VHD
Segr
3 FP
Last
FPG
control the 4-digit
Basy 3 FPGA. A
displayi...

VHD
Logi
Arith
) is c
impc
components in CF
executes logic and

```

-- Sequential memory of the VHDL MOORE FSM Sequence Detector
process(clock,reset)
begin
  if(reset='1') then
    current_state <= Zero;
  elsif(rising_edge(clock)) then
    current_state <= next_state;
  end if;
end process;
-- Next state logic of the VHDL MOORE FSM Sequence Detector
-- Combinational logic
process(current_state,sequence_in)
begin
  case(current_state) is
    when Zero =>
      if(sequence_in='1') then
        -- "1"
        next_state <= One;
      else
        next_state <= Zero;
      end if;
    when One =>
      if(sequence_in='0') then
        -- "10"
        next_state <= OneZero;
      else
        next_state <= One;
      end if;
    when OneZero =>
      if(sequence_in='0') then
        -- "100"
        next_state <= OneZeroZero;
      else
        next_state <= One;
      end if;
    when OneZeroZero =>
      if(sequence_in='1') then
        -- "1001"
        next_state <= OneZeroZeroOne;
      else
        next_state <= Zero;
      end if;
    when OneZeroZeroOne =>
      if(sequence_in='1') then
        next_state <= One;
      else
        next_state <= OneZero;
      end if;
    end case;
  end process;
-- Output logic of the VHDL MOORE FSM Sequence Detector
process(current_state)
begin
  case current_state is
    when Zero =>
      detector_out <= '0';
    when One =>
      detector_out <= '0';
    when OneZero =>
      detector_out <= '0';
    when OneZeroZero =>
      detector_out <= '0';
    when OneZeroZeroOne =>
      detector_out <= '1';
    end case;
  end process;
end Behavioral;

```

SystemVerilog
and VHDL

EAS
PEP

with DVT ID
Eclipse and

GET YOUR

free for ac

VHDL Testbench for Sequence Detector using Moore FSM:

```
-- fpga4student.com: FPGA projects, Verilog projects, VHDL projects
-- VHDL project: VHDL code for Sequence Detector using Moore FSM
-- VHDL testbench for Moore FSM Sequence Detector
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY tb_VHDL_Moore_FSM_Sequence_Detector IS
END tb_VHDL_Moore_FSM_Sequence_Detector;

ARCHITECTURE behavior OF tb_VHDL_Moore_FSM_Sequence_Detector IS

    -- Component Declaration for the Moore FSM Sequence Detector in VHDL

    COMPONENT VHDL_MOORE_FSM_Sequence_Detector
    PORT(
        clock : IN std_logic;
        reset : IN std_logic;
        sequence_in : IN std_logic;
        detector_out : OUT std_logic
    );
    END COMPONENT;

    --Inputs
    signal clock : std_logic := '0';
    signal reset : std_logic := '0';
    signal sequence_in : std_logic := '0';

    --Outputs
    signal detector_out : std_logic;

    -- Clock period definitions
    constant clock_period : time := 10 ns;

BEGIN

    -- Instantiate the Moore FSM Sequence Detector in VHDL
    uut: VHDL_MOORE_FSM_Sequence_Detector PORT MAP (
        clock => clock,
        reset => reset,
        sequence_in => sequence_in,
        detector_out => detector_out
    );

    -- Clock process definitions
    clock_process : process
    begin
        clock <= '0';
        wait for clock_period/2;
        clock <= '1';
        wait for clock_period/2;
    end process;

    -- Stimulus process
    stim_proc: process
    begin
        -- hold reset state for 100 ns.
        sequence_in <= '0';
        reset <= '1';
        -- Wait 100 ns for global reset to finish
        wait for 30 ns;
        reset <= '0';
        wait for 40 ns;
        sequence_in <= '1';
        wait for 10 ns;
```


```

sequence_in <= '0';
wait for 10 ns;
sequence_in <= '1';
wait for 20 ns;
sequence_in <= '0';
wait for 20 ns;
sequence_in <= '1';
wait for 20 ns;
sequence_in <= '0';
-- insert stimulus here
wait;
end process;

END;

```

Simulation Waveform for Moore FSM Sequence Detector in VHDL:



As shown in the simulation waveform of the VHDL Moore FSM sequence detector, the detector output only goes high when the sequence "1001" is detected.

Verilog code for Moore FSM Sequence Detector: [here](#).

Recommended VHDL projects:

1. [What is an FPGA? How VHDL works on FPGA](#)
2. [VHDL code for FIFO memory](#)
3. [VHDL code for FIR Filter](#)
4. [VHDL code for 8-bit Microcontroller](#)
5. [VHDL code for Matrix Multiplication](#)
6. [VHDL code for Switch Tail Ring Counter](#)
7. [VHDL code for digital alarm clock on FPGA](#)
8. [VHDL code for 8-bit Comparator](#)
9. [How to load a text file into FPGA using VHDL](#)
10. [VHDL code for D Flip Flop](#)
11. [VHDL code for Full Adder](#)
12. [PWM Generator in VHDL with Variable Duty Cycle](#)
13. [VHDL code for ALU](#)
14. [VHDL code for counters with testbench](#)
15. [VHDL code for 16-bit ALU](#)
16. [Shifter Design in VHDL](#)
17. [Nonlinear Lookup Table Implementation in VHDL](#)
18. [Cryptographic Coprocessor Design in VHDL](#)
19. [Verilog vs VHDL: Explain by Examples](#)
20. [VHDL Code for Clock Divider on FPGA](#)
21. [Generate clock enable signal in VHDL](#)
22. [VHDL code for debouncing buttons on FPGA](#)
23. [VHDL code for Traffic light controller](#)
24. [VHDL code for a simple 2-bit comparator](#)
25. [VHDL code for a single-port RAM](#)
26. [VHDL code for Car Parking System using FSM](#)
27. [VHDL coding vs Software Programming](#)
28. [VHDL code for MIPS Processor](#)
29. [VHDL code for Moore FSM Sequence Detector](#)
30. [VHDL code for Seven-Segment Display on Basys 3 FPGA](#)



No comments:

Post a Comment

To leave a comment, click the button below to sign in with Google.

SIGN IN WITH GOOGLE



[Newer Post](#)

[Home](#)

[Older Post](#)

Trending FPGA Projects



[Verilog code for D Flip Flop](#)

D Flip-Flop is a fundamental component in digital logic circuits. Verilog code for D Flip Flop is presented in this project. There are t...



[Verilog code for counter with testbench](#)

In this project, Verilog code for counters with testbench will be presented including up counter, down counter, up-down counter, and r...




[Full Verilog code for Moore FSM Sequence Detector](#)

This Verilog project is to present a full Verilog code for Sequence Detector using Moore FSM . A Verilog Testbench for the Moore FSM sequ...



[Verilog code for Arithmetic Logic Unit \(ALU\)](#)

Last time , an Arithmetic Logic Unit (ALU) is designed and implemented in VHDL . Full VHDL code for the ALU was presented. Today, f...



[\[FPGA Tutorial\] Seven-Segment LED Display on Basys 3 FPGA](#)

This FPGA tutorial will guide you how to control the 4-digit seven-segment display on Basys 3 FPGA Board. A display controller will be ...



[Verilog code for Clock divider on FPGA](#)

Last time , I presented a VHDL code for a clock divider on FPGA. This Verilog project provides full Verilog code for the Clock Divider on...



[VHDL code for Seven-Segment Display on Basys 3 FPGA](#)

Last time , I wrote a full FPGA tutorial on how to control the 4-digit 7-segment display on Basys 3 FPGA. A full Verilog code for displayi...



[Verilog code for Traffic light controller](#)

A Verilog source code for a traffic light controller on FPGA is presented. A sensor on the farm is to detect if there are any vehicles...



[VHDL code for D Flip Flop](#)

VHDL code for D Flip Flop is presented in this project. Verilog code for D Flip Flop here . There are several types of D Flip Flops such ...



[Verilog Code for 16-bit RISC Processor](#)

In this V erilog project , Verilog code for a 16-bit RISC processor is presented. The RISC processor is designed based on its instructi...

