

# EE214 (Digital Circuits Lab)

## Lab Report (Expt. 1)

### ❖ AND gate using NOR

- Pen-paper design

11/08/2023

PAGE No.   
 DATE / /


### LAB SESSION REPORT - 1

1] AND gate using NOR gates

TRUTH TABLE:

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

- ModelSim Waveforms



Name: *Sravan K Suresh*


Roll No: 22B3936

Batch: Friday

# EE214 (Digital Circuits Lab)


## Lab Report (Expt. 1)

- RTL Netlist viewer



### ❖ OR gate using NOR

- Pen-paper design



Name: *Sravan K Suresh*


Roll No: 22B3936

Batch: Friday


# EE214 (Digital Circuits Lab)

## Lab Report (Expt. 1)

- ModelSim Waveforms



- RTL Netlist viewer



Name:  *Sravan K Suresh*

Roll No: 22B3936


Batch:  *Friday*

# EE214 (Digital Circuits Lab)


## Lab Report (Expt. 1)

### ❖ XOR gate using NOR

- Pen-paper design



- ModelSim Waveforms



Name: *Sravan K Suresh*


Roll No: 22B3936

Batch: Friday

# EE214 (Digital Circuits Lab)


## Lab Report (Expt. 1)

- RTL Netlist viewer



### ❖ AND gate using NOR

- Pen-paper design



Name: *Sravan K Suresh*

Roll No: 22B3936


Batch: Friday




# EE214 (Digital Circuits Lab)

## Lab Report (Expt. 1)

- ModelSim Waveforms



- RTL Netlist viewer



Name: *Sravan K Suresh*

Roll No: 22B3936

Batch: *Friday*


# EE214 (Digital Circuits Lab)

## Lab Report (Expt. 1)

### ❖ AND gate using NOR

- Pen-paper design

5] Full-subtractor using AND, OR, XOR and NOR gates



Truth-table:

A	B	C (= Bin)	Dif	Bor
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

CONCLUSIONS:

- 1] A minimum of 3 NOR gates were required to design AND gate.
- 2] A minimum of 2 NOR gates were required to design OR gate.
- 3] A minimum of 5 NOR gates were required to design XOR gate.
- 4] Half subtractor can be built by using 2 NOR gates and a XOR gate.
- 5] Full subtractor can be built using 3 XOR, 2 AND, 1 OR and 1 NOR gate.

Sayana Datta  
11/08/2023

Name: **Pravan K Suresh**


Roll No: **22B3936**

Batch: **Friday**


# EE214 (Digital Circuits Lab)

## Lab Report (Expt. 1)

- ModelSim Waveforms



- RTL Netlist viewer



Name: *Sravan K Suresh*

Roll No: 22B3936

Batch: *Friday*