

Lab Session 5: ALU using *Behavioural Modelling*

Sravan K Suresh
Roll Number: 22B3936

September 8, 2023


Overview of the Report

This report contains:

- Approach to the Problem Statement
- Circuit Diagram of *ALU*
- RTL Waveform Simulation of the function
- RTL Gates Map of the function
- OUTPUT verifying all tests successful

Problem Statement

The aim of the assignment was to implement a MUX of the specifications as defined by the diagram below using *Behavioural modelling*. After that, we also had to perform Scanchain to ensure that the design was correct.-



Procedure followed:

1. Made functions `MAX(A,B)`, `ANDing(A,B)`, `Compl(A)`, `isequal(A,B)`.
2. Made a process with static sensitivity list including A and B which calls any of the above functions based on the values of B(3) and A(3) when used as 'select inputs'.
3. Compiled and ran RTL simulation using the Testbench.
4. Dumped `.svf` file generated using Programmer onto the **Xen10** Board using `urjtag`.
5. Performed Scanchain of the Xen10 board to get a successful result for inputs.

1 Approach to the Problem Statement

Functions for behavioural modelling were implemented depending on the input of 'select lines' as follows-

$(S1, S0) := 00 \rightarrow MAX(A, B)$

$(S1, S0) := 01 \rightarrow ANDing(A, B)$

$(S1, S0) := 10 \rightarrow compl(A)$

$(S1, S0) := 11 \rightarrow isequal(A, B)$

1.1 MAX(A,B)

This function determined the larger of the two binary numbers fed to it as input after concatenating "00" onto the left of it and in case if the two numbers A and B were equal, it gave `std_logic_vector` return output "000000" when passed the values of A,B.

Code Documentation

```
1 function MAX(A: in std_logic_vector(3 downto 0) := "0000";
2     B: in std_logic_vector(3 downto 0) := "0000")
3     return std_logic_vector is
4     variable Eq: std_logic_vector(5 downto 0) := (others => '0')
5     ;
6     begin
7         Eq := isequal(A,B);
8         if Eq /= "000000"
9         then
10             return "000000";
11         else
12             if A > B
13             then
14                 return ("00" & A);
15             else
16                 return ("00" & B);
17             end if;
18         end if;
19     end function MAX;
```

1.2 ANDing(A, B)

This function computed the output of AND operation carried out on A and B (the two binary numbers fed to it as input) and returned `std_logic_vector` output after concatenating "00" onto the left of it when passed the values of A,B.

Code Documentation

```
1 function ANDing(A: in std_logic_vector(3 downto 0) := "0000"  
  ;  
2         B: in std_logic_vector(3 downto 0) := "0000")  
3 return std_logic_vector is  
4 variable AandB: std_logic_vector(3 downto 0) := (others  
  => '0');  
5 begin  
6  
7     for i in 0 to 3 loop  
8         AandB(i) := A(i) and B(i);  
9     end loop;  
10    return "00" & AandB;  
11 end function ANDing;
```

1.3 Compl(A)

This function returned a `std_logic_vector` output of size 6 representing the complement of the binary number A of size 4 fed to it as input, after concatenating "00" onto the left of it.

Code Documentation

```
1 function compl(A: in std_logic_vector(3 downto 0) := "0000";
2           B: in std_logic_vector(3 downto 0) := "0000")
3   return std_logic_vector is
4   variable Abar: std_logic_vector(3 downto 0) := (others
5     => '0');
6   begin
7     for i in 0 to 3 loop
8       Abar(i) := not A(i);
9     end loop;
10    return "00" & Abar;
11  end function compl;
```

1.4 isequal(A, B)


This function checked if the two inputs A and B of size 4 are equal or not. If they were equal, then the number itself was returned as `std_logic_vector` output of size 6 after concatenating "00" onto the left of it. Else, the function returned "000000" as `std_logic_vector` output of size 6.

Code Documentation

```
1 function isequal(A: in std_logic_vector(3 downto 0) := "0000"
2   );
3           B: in std_logic_vector(3 downto 0) := "0000")
4   return std_logic_vector is
5   variable AxnorB: std_logic_vector(3 downto 0) := (others
6     => '0');
7   begin
8     if A = B
9     then
10      return "00" & A;
11    else
12      return "000000";
13    end if;
14  end function isequal;
```

Observations

2 Pen-paper Design of the Circuit



3 Transcript

```
Transcript
File Edit View Bookmarks Window Help


# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
# Start time: 16:38:52 on Sep 08, 2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/ALU_MAX_AND_NOT_Eq.vhdl
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_MAX_AND_NOT_Eq
# -- Compiling architecture al of ALU_MAX_AND_NOT_Eq
# End time: 16:38:52 on Sep 08, 2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vcom -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Testbench.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
# Start time: 16:38:52 on Sep 08, 2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Testbench.vhdl
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 16:38:52 on Sep 08, 2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0


# vsim -t lps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rti_work -L work -voptargs="+acc" testbench
# vsim -t lps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rti_work -L work -voptargs="+acc" testbench
# Start time: 16:38:52 on Sep 08, 2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dat(dutwrap)
# Loading work.alu_max_and_not_eq(al)
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 3024 ns Iteration: 0 Instance: /testbench

YSIM 2>
```


4 RTL Waveform Simulation



5 RTL Gates Map



6 All Success OUTPUT



References

- [1] EE214 Github Page: <https://ee214.github.io/>