Lab Session 6: Sequence Generator using Structural Dataflow Modelling

Sravan K Suresh

Roll Number: 22B3936

September 16, 2023

Overview of the Report

This report contains:

- State Table
- RTL Waveform Simulation of the function
- RTL Gates Map of the function
- OUTPUT verifying all tests successful

Problem Statement

Problem Statement

- \bullet Write VHDL description in Structural-Data flow modeling to generate the sequence 1 1 0 0 1 1.
- Use structural-dataflow modeling only.
- Reset is asynchronous in nature i.e. reset effects the output sequence irrespective of the input clock arrival.
- On Reset, sequence should start from the first '1'.
- Unused states should be mapped to one of the known state which is reset state.

0.1 Dataflow Equations

Code Documentation

```
entity Sequence_generator_stru_dataflow is
            port (reset , clock: in std_logic;
           y: out std_logic);
            end entity Sequence_generator_stru_dataflow;
             architecture struct of Sequence_generator_stru_dataflow is
             signal D: std_logic_vector(2 downto 0);
             signal Q: std_logic_vector(2 downto 0);
  8
             begin
                              — equations for D(2), D(1), and D(0)
10
           D(2) \leftarrow (Q(2) \text{ and } (\text{not } Q(1)) \text{ AND } Q(0)) \text{ or } ((\text{not } Q(0)) \text{ and }
11
                          Q(1)AND (NOT Q(2));
           D(1) \leftarrow (Q(0) \text{ and } (\text{not } Q(1))) \text{ or } ((\text{not } Q(2)) \text{ AND } (\text{not } Q(1)))
12
           D(0) \le Q(2) or (Q(0) \text{ xor } Q(1));
14
           DFF2 : dff_reset port map (D \Rightarrow D(2), clock \Rightarrow clock, reset
15
                                \Rightarrow reset, Q \Rightarrow Q(2);
           DFF1: dff_reset_port_map_(D \Rightarrow D(1), clock \Rightarrow clock, reset_port_map_(D \Rightarrow D(1), clock \Rightarrow clock_port_map_(D \Rightarrow D(1), clock_por
                               \Rightarrow reset, Q \Rightarrow Q(1);
           reset, Q \Rightarrow Q(0);
18
         |y| \le Q(0);
```

Observations


1 State Table

	Lab Session Report -6		
	Present State	Nent State	DFF imputs
	001	011000	of Jao lile
	211	000	000
	000	010	010
	010	101	(10138
	101	111004	5 () 138
	111	100	001
	100	001	001
	011	001	001
٠.	8,0	. 0	
D :		D= Q+Q D= Q+(
D,:	9.00	D, = Q.Q.	+ 4,02
		D ₂ = Q ₁ Q ₀	$(Q_{\bullet}Q_{2})$
	feet State	DII) - (000)	
1	A CE	300)	~(010) → (1 ₀
(Unused states	3 111) <


2 Transcript

```
| Transcript | File Edit View Bookmarks Window Help | Transcript | Tra
```


3 RTL Waveform Simulation



4 RTL Gates Map



5 All Success OUTPUT



References

[1] EE214 Github Page: https://ee214.github.io/