

IV simulation of NMOS for Long and short Channel

AIM: Simulating I-V Characteristics of Nmos using 180 nm Technology

SOFTWARE USED: cadence Virtuoso

PROCEDURE:

- **Create a Schematic:**
- Open Cadence Virtuoso and create a new schematic cell.
- Place an **NMOS transistor** and connect the **gate** to a **DC voltage source** (VGS), the **drain** to another **DC voltage source** (VDS), and the **source** to ground.
- **Set Simulation in ADE:**
- Launch **ADE L/XL**.
- Set up a **DC Sweep** for **VDS** (sweep from 0.5V to 1.5V).
- **Fix VDS** in 3 steps to plot multiple I-V curves.
- **Run the Simulation:**
- Click **Launch** → **Run** to simulate the circuit.
- **Plot the Results:**
- After simulation, go to **Results** → **Direct Plot** → **DC**.
- Plot **ID vs VGS** for each VDS value. • Do same by fixing Vgs for 3 steps and
- Plot **ID vs VDS** for each VGS value.
- **Save/Export the Plot:**
- Save the plot or export it as needed.
- Export as .CSV file next experiment

Long channel NMOS :

In schematic I have taken

$$W = 1.8 \text{ uM}$$

$$L = 1.8 \text{ uM}$$


For I_{ds} vs V_{gs} plot :

Sweep V_{gs} and observe the drain current I_d by taking V_{ds} values as 0.5v, 1v ,1.5v

For I_{ds} vs V_{ds} plot :



Sweep V_{ds} and observe the drain current I_d by taking V_{gs} values as 0.5v, 1v ,1.5v

Schematic Representation



Simulation Result :

I_d vs V_{gs} :



Short Channel NMOS:

In schematic I have taken

$$W = 1.8\text{ }\mu\text{m}$$

$$L = 0.18$$

uM For I_{ds}


vs V_{gs} plot :

Sweep V_{gs} and observe the drain current I_d by taking V_{ds} values as 0.5v, 1v ,1.5v For

I_{ds} vs V_{ds} plot :


Sweep V_{ds} and observe the drain current I_d by taking V_{gs} values as 0.5v, 1v ,1.5v

Schematic Representation




Simulation result :

I_d vs V_{gs}



I_d vs V_{ds}



Result:

Simulation of I-V characteristics of Nmos performed