Verilog Implementation and Analysis of Adder Architectures

June 1, 2025

SUBMITTED BY

 ${\bf SREENESH~K.S^1}$ Rajagiri School of Engineering & Technology (RSET)

 $^{^{1}}$ u2201199@rajagiri.edu.in

Contents

1	Introduction	3
2	Simulation and Synthesis Setup	3
3	Timing Analysis	3
4	Power Analysis	3
5	Resource Utilization	4
6	Result Comparison	4
7	Proof Regarding above statements	5
8	Conclusion	29

1 Introduction

This project involves the design and implementation of various adder architectures using Verilog HDL. The designs were synthesized and analyzed based on timing, power consumption, and Area utilization. The architectures considered include:

- 4 Bit Ripple Carry Adder (RCA)
- 4 Bit Carry Lookahead Adder (CLA)
- 4 Bit Carry Skip Adder (CSKA)
- 4 Bit Carry Select Adder (CSA)

2 Simulation and Synthesis Setup

• Clock Period: 10 ns

• Tools Used: Vivado

3 Timing Analysis

Table 1: Timing Summary

Adder Type	Worst Negative Slack (ns)	Hold Slack (ns)	Delay (ns)
Ripple Carry Adder	7.812	0.208	2.188
Carry Lookahead Adder	8.282	0.123	1.718
Carry Skip Adder	7.931	0.149	2.069
Carry Select Adder	8.083	0.131	1.917

Inference: Carry Lookahead adder [CLA] has the most positive WNS i.e., the shortest critical path delay Ripple carry adder is the slowest

SLACK= Required Time-Arrival Time

4 Power Analysis

Table 2: Power Summary

Adder Type	On-Chip Power (W)	Device Static Power (W)	Dynamic Power
Ripple Carry Adder	0.074	0.070	0.003
Carry Lookahead Adder	0.115	0.112	0.004
Carry Skip Adder	0.074	0.070	0.003
Carry Select Adder	0.088	0.081	0.007

Inference: For **Ripple Carry Adder** [RCA] due to low transistor count and minimal hardware power consumption.

For the Carry Skip adder, as it optimizes carry propgation by skipping blocks when possible and power consumption is usually similar to or higher than RCA but less than CLA & CSA, as 4bit the powerconsumption is slightly similar to RCA

For Carry Lookahead adder, Transistor count is high and generate carry signals in parallel. Therfore higher power consumption

For **carry select adder** the hardware is not minimal therfore it consumes more power due to duplicated hardware and parallel operation as per theoretical background. but after syntesis it gives less power consumption maybe because of less bit used.

5 Resource Utilization

Adder Type	Slice LUTs	Slice Registers	Bonded IOBs
Ripple Carry Adder	5	14	16
Carry Lookahead Adder	6	14	16
Carry Skip Adder	6	14	16
Carry Select Adder	11	14	16

Table 3: Utilization Summary

Inference: The Ripple Carry Adder uses the fewest LUTs (5), making it the most areaefficient. Carry Select Adder uses the most LUTs (11) due to parallel computation blocks and multiplexers. All architectures use the same number of registers (14) and IOBs (16), indicating that differences lie mainly in combinational logic, not in I/O or sequential elements.

6 Result Comparison

The performance of the four 4-bit adder architectures—Ripple Carry Adder (RCA), Carry Lookahead Adder (CLA), Carry Skip Adder (CSKA), and Carry Select Adder (CSA)—is compared based on three major parameters: **timing**, **power consumption**, and **resource utilization**.

Timing Performance:

The Carry Lookahead Adder (CLA) has the lowest delay (1.718 ns), making it the fastest among the four. This is due to its parallel carry generation logic, which minimizes the critical path delay.

Power Consumption:

The Ripple Carry Adder (RCA) and Carry Skip Adder (CSKA) consume the least dynamic power (0.003 W) due to their simpler structures and minimal switching activity in a small 4-bit implementation.

The Carry Select Adder (CSA), despite its theoretical complexity, consumes slightly more dynamic power due to parallel operations. However, in this 4-bit design, the power is still relatively low.

Resource Utilization:

The Ripple Carry Adder uses the fewest LUTs (5), indicating high area efficiency.

The Carry Select Adder uses the most LUTs (11) due to duplicated logic blocks and multiplexers, making it the least area-efficient among the four.

Conclusion:

For **low-power and area-efficient** designs, especially in low-bit applications, **RCA** or **CSKA** is preferable.

For **high-speed operations**, **CLA** is ideal, despite slightly higher power and area usage.

CSA, while theoretically faster in higher bit-widths, shows higher resource consumption with no significant timing benefit in the 4-bit range, and is less efficient in this case.




Figure 1: Comparison of 4-bit Adder Architectures

7 Proof Regarding above statements

RIPPLE CARRY ADDER REPORT

RIPPLE CARRY ADDER CODE:

```
Project Summary × dff_single.v × d_flip_flop.v
                                           × FULL_ADDER_4BIT.v * × TOP_MODULE.v
K:/XILINX/INTERNSHIP_DAY_2/INTERNSHIP_DAY_2.srcs/sources_1/new/FULL_ADDER_4BIT.v
Q 🔛 🐟 🥕 🐰 🗈 🗈 🗙 // 🞟 🔉
    module FULL_ADDER_4BIT(sum,c_out,a,b,c_in,c1,c2,c3);
   input [3:0]a,b;
   input c_in;
   output c_out;
 5 | output c1, c2, c3;
   output [3:0] sum;
   FULL_ADDER FA1(sum[0],c1,a[0],b[0],c_in);
   FULL_ADDER FA2(sum[1],c2,a[1],b[1],c1);
   FULL_ADDER FA3(sum[2],c3,a[2],b[2],c2);
10
   FULL_ADDER FA4(sum[3],c_out,a[3],b[3],c3);
11
    endmodule
12
13
   module FULL_ADDER(sum,c_out,a,b,c_in);
14
   input a,b,c_in;
15
   output reg sum, c_out;
16
17
   always @(*)
18
   begin
19
   sum=a^b^c_in;
20
   c_out=(a&b) | (b&c_in) | (a&c_in);
21 end
22
   endmodule
```

TESTBENCH:

```
× FULL_ADDER_4BIT.v
                     × TOP_MODULE.v
                                     × FULL_ADDER_4BIT_TB.v
                                                             × Untitled 1*
K:/XILINX/INTERNSHIP_DAY_2/INTERNSHIP_DAY_2.srcs/sim_1/new/FULL_ADDER_4BIT_TB.v
1
         timescale 1ns / 1ps
2 🖯
        module FULL ADDER 4BIT TB;
3
            reg [3:0] a, b;
 4
            reg c_in;
            wire [3:0] sum;
5
6
            wire c_out;
7
            wire c1, c2, c3;
8
9
            FULL_ADDER_4BIT dut (.sum(sum),.c_out(c_out),.a(a),
                .b(b),.c_in(c_in),.c1(c1),.c2(c2),.c3(c3));
10
11 ⊖
            initial begin
               a = 4'b1011; b = 4'b0100; c_in = 0; #10;
12
13
                a = 4'b0011; b = 4'b1000; c_in = 1; #10;
14
                $finish;
15 🛆
            end
16 🖨
        endmodule
17
```


ONE BIT D FLIPFLOP:

```
× dff_single.v × d_flip_flop.v × FULL_ADDER_4BIT.v* × TOP
Project Summary
K:/XILINX/INTERNSHIP_DAY_2/INTERNSHIP_DAY_2.srcs/sources_1/new/dff_single.v
    1
    module D_FF_1BIT (input clk, reset, d,
 2
                     output reg q, qb);
 3
       always @ (posedge clk or posedge reset)
 4
       begin
            if (reset)
 6
            begin
                q <= 1'b0;
 7
 8
                qb<=1'b1;
 9
                end
10
           else
11
            begin
12
                q <= d;
13
                qb <= ~d;
14
                end
15
       end
16
    endmodule
```

FOUR BIT D FLIPFLOP:

```
× dff_single.v × d_flip_flop.v × FULL_ADDER_4BIT.v *
Project Summary
K:/XILINX/INTERNSHIP_DAY_2/INTERNSHIP_DAY_2.srcs/sources_1/new/d_flip_flop.v
     Q
    module D FF 4BIT (input clk, reset, [3:0] d,
 2
                      output reg [3:0] q,qb);
 3
 4
    always @ (posedge clk or posedge reset)
 5
   begin
           if (reset)
 6
 7
          begin
 8
                q <= 4'b0000;
                qb<=4'b1111; // Reset output to 0
 9
10
11
          else
12
          begin
13
                q <= d;
14
                qb <= ~d;
15
           end
16
    end
    endmodule
17
18
19
20
```


WAVEFORM:



TOP MODULE:

```
× FULL ADDER 4BIT.v
Project Summary
                × dff single.v
                              × d_flip_flop.v
                                                                 × TOP_MODULE.v
K:/XILINX/INTERNSHIP_DAY_2/INTERNSHIP_DAY_2.srcs/sources_1/new/TOP_MODULE.v
                   Q
     module fourtop(a_in, b_in, cin_in, clk, clear, sum_out, cout_out);
         input [3:0] a_in, b_in;
 2
 3
         input cin_in, clk, clear;
        output [3:0] sum_out;
 4
         output cout out;
 6
 7
        wire [3:0] a, b, sum;
         wire c in, c out;
 8
 9
         wire [3:0] a_bar, b_bar, sum_bar;
        wire cin_bar, cout_bar;
10
11
        D_FF_4BIT dff_a(clk, clear, a_in, a, a_bar);
12
13
         D_FF_4BIT dff_b(clk, clear, b_in, b, b_bar);
14
         D_FF_1BIT dff_c(clk, clear, cin_in, cin, cin_bar);
15
16
         FULL_ADDER_4BIT FA(sum, cout,a,b,cin);
17
18
         D_FF_4BIT dff_sum(clk, clear, sum, sum_out, sum_bar);
19
         D FF_1BIT dff cout(clk, clear, cout, cout out, cout bar);
20
     endmodule
21
```

UTILIZATION AREA SUMMARY:




Name 1	Slice LUTs (32600)	Slice Registers (65200)	Bonded IOB (210)	BUFGCTRL (32)
∨ N fourtop	4	14	16	1
■ dff_a (D_FF_4BIT)	0	4	0	0
dff_b (D_FF_4BIT_0)	4	4	0	0
dff_c (D_FF_1BIT)	0	1	0	0
dff_cout (D_FF_1BIT_1)	0	1	0	0
dff_sum (D_FF_4BIT_2)	0	4	0	0

DESIGN TIMING REPORT:

ир		Hold		Pulse Width	
Worst Negative Slack (WNS):	7.812 ns	Worst Hold Slack (WHS):	0.208 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	5	Total Number of Endpoints:	5	Total Number of Endpoints:	15

TIMING CONSTRAINTS:



CHECK TIMING:

Unconstrained Paths - NONE - clk

Group Name: (none)

From Clock:

To Clock: clk

Statistics

Туре	Total Endpoints
Max Delay	23
Min Delay	23

POWER REPORT:

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.


Total On-Chip Power: 0.074 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 25.4°C



CARRY LOOK AHEAD ADDER REPORT

Submitted by SREENESH K.S RAJAGIRI SCHOOL OF ENGINEERING & TECHNOLOGY [RSET] MAIL ID: SREENESH K S RSET u2201199@rajagiri.edu.in

CODE

```
module carrylook(a,b,cin,s,cout);
 input [3:0]a,b;
 input cin;
 output [3:0]s;
 output cout;
 wire [3:0]p,g,c;
) assign p[0]=a[0]^b[0];
 assign p[1]=a[1]^b[1];
 assign p[2]=a[2]^b[2];
 assign p[3]=a[3]^b[3];
 assign g[0]=a[0]&b[0];
 assign g[1]=a[1]&b[1];
 assign g[2]=a[2]&b[2];
 assign g[3]=a[3]&b[3];
 assign c[0]=g[0]|(p[0]&cin);
 assign c[1]=g[1]|(p[1]&g[0])|(p[1]&p[0]&cin);
 assign c[2]=g[2]|(p[2]&g[1])|(p[2]&p[1]&g[0])|(p[2]&p[1]&p[0]&cin);
 assign c[3]=g[3]|(p[3]&g[2])|(p[3]&p[2]&g[1])|(p[3]&p[2]&p[1]&g[0])|(p[3]&p[2]&p[1]&p[0]&cin);
 assign s[0]=p[0]^cin;
 assign s[1]=p[1]^c[0];
 assign s[2]=p[2]^c[1];
 assign s[3]=p[3]^c[2];
assign cout=c[3];
endmodule
```

TESTBENCH


```
module carrylookaheadtb();
reg [3:0]a,b;
reg cin;
wire [3:0]s;
wire cout;
carrylook dut(.a(a),.b(b),.cin(cin),.s(s),.cout(cout));
initial begin
a=4'b0000;
b=4'b0000;
cin=1'b0;
end
always $2 a=a+1'b1;
always $4 b=b+1'b1;
endmodule
```

1 & 4 BIT D FLIP FLOP

```
module dffp(d,clk,clear,q,qbar);
input d,clk,clear;
output reg q,qbar;
always @(posedge clk or negedge clear)
if (clear==1'b0)
begin
q<=1'b0;
qbar<=1'b1;
end
else
begin
q=d;
qbar=~d;
end
endmodule</pre>
```

```
module fourbitdffp(d,clk,clear,q,qbar);
 input [3:0]d;
 input clk, clear;
 output reg [3:0]q,qbar;
always @(posedge clk or negedge clear)
if (clear==1'b0)
begin
 q<=4'b0000;
 qbar<=4'b1111;
) end
 else
begin
 q=d;
 qbar=~d;
end
) endmodule
```

SIMULATION RESULT



TOP MODULE

```
module topmodule(a_in, b_in, cin_in, clk, clear, sum_out, cout_out);
   input [3:0] a_in, b_in;
   input cin_in, clk, clear;
   output [3:0] sum_out;
   output cout_out;
   wire [3:0] a, b, sum;
   wire cin, cout;
   wire [3:0] a_bar, b_bar, sum_bar;
   wire cin_bar, cout_bar;
fourbitdffp dff_a(a_in, clk, clear, a, a_bar); //4bit dffp d=ain q=a qbar=abar
   fourbitdffp dff_b(b_in, clk, clear, b, b_bar);
   dffp dff_cin(cin_in, clk, clear, cin, cin_bar);
   carrylook FA1(a, b, cin, sum, cout);
     // Output D Flip-Flops
     fourbitdffp dff sum(sum, clk, clear, sum out, sum bar);
     dffp dff_cout(cout, clk, clear, cout_out, cout_bar);
endmodule
```


UTILIZATION AREA SUMMARY

٧,	_	-	/0	пістаго	пу	
				^	CII	

Name 1	Slice LUTs (101400)	Slice Registers (202800)	Slice (25350)	LUT as Logic (101400)	Bonded IOB (285)	BUFGCTRL (32)
∨ N topmodule1	6	14	2	6	16	1
■ dff_a (fourbitdffp)	2	4	2	2	0	0
dff_b (fourbitdffp_0)	3	4	2	3	0	0
dff_cin (dffp)	1	1	1	1	0	0
dff_cout (dffp_1)	0	1	1	0	0	0
I dff_sum (fourbitdffp_2)	0	4	2	0	0	0

TIMING REPORT

WORST NEGATIVE SLACK IS 8.282ns



Intra clock path



Group Name: (none)
From Clock:


To Clock: clk

Statistics

Туре	Total Endpoints
Max Delay	37
Min Delay	37

Q Check Timing		
Timing Check	Count V1	Worst Severity
no_input_delay	10	High
no_output_delay	5	High
no_clock	0	
constant_clock	0	
pulse_width_clock	0	
unconstrained_internal_endpoints	0	
multiple_clock	0	
generated_clocks	0	
loops	0	
partial_input_delay	0	

POWER REPORTS



CARRY SKIP ADDER


Submitted by: Jenet Joseph

Mail ID: jenetjoseph.2004@gmail.com

CARRY SKIP ADDER CODE:

```
× carryskip.v
                             × ripplecarryadder.v
                                                 × fulladder.v
                                                              × mux2by1.v
C:/Users/jenet/projectinternshipfinal/projectinternshipfinal.srcs/sources_1/new/carryskip.v
    22
23 - module carryskip(a,b,cin,sum,cout);
24
25
    input [3:0] a,b;
26
    input cin;
    output [3:0] sum;
28
    output cout;
29
    wire [3:0] p;
30
    wire c0;
31
    wire bp;
32
33
    ripplecarryadder rca1(.a(a[3:0]),.b(b[3:0]),.cin(cin),.sum(sum[3:0]),.cout(c0));
34
    propg pl(a,b,p,bp);
35
    mux2by1 m1(.I0(c0),.I1(cin),.sel(bp),.out(cout));
36
37 🖨 endmodule
38
```

WAVEFORM:




RIPPLE CARRY ADDER:

```
Project Summary
                 × carryskip.v
                               × ripplecarryadder.v
                                                  × fulladder.v
                                                                   × mux2bv1.v
                                                                                  × propg.v
C:/Users/jenet/projectinternshipfinal/projectinternshipfinal.srcs/sources 1/new/ripplecarryadder.v
Q
                       module ripplecarryadder(a,b,cin,sum,cout);
23
24
25
     input [3:0]a,b;
26
     input cin;
27
     output[3:0] sum;
28
     output cout;
29
     wire c1, c2, c3;
30
31
     fulladder fa0(a[0],b[0],cin,sum[0],c1);
32
     fulladder fa1(a[1],b[1],c1,sum[1],c2);
33
     fulladder fa2(a[2],b[2],c2,sum[2],c3);
34
     fulladder fa3(a[3],b[3],c3,sum[3],cout);
35
36
     endmodule
```

FULL ADDER:

```
Project Summary
            × carryskip.v
                       × ripplecarryadder.v
                                        × fulladder.v
                                                   × mux2by1.v
                                                               × propg.v
C:/Users/jenet/projectinternshipfinal/projectinternshipfinal.srcs/sources_1/new/fulladder.v
// Revision 0.01 - File Created
17
   // Additional Comments:
18
19
21
22
    module fulladder(a,b,cin,sum,cout);
23
24
    input a,b,cin;
25
    output sum, cout;
26
27
    assign sum=a^b^cin;
28
    assign cout=(a&b) | (b&cin) | (cin&a);
29
30
    endmodule
```

PROPAGATE:




2X1 MUX:

```
Project Summary
             × carryskip.v
                        × ripplecarryadder.v
                                         × fulladder.v
                                                    × mux2by1.v
                                                               × propg.v
C:/Users/jenet/projectinternshipfinal/projectinternshipfinal.srcs/sources_1/new/mux2by1.v
               19
21
    module mux2by1(I0,I1,sel,out);
22
23
24
   input I0, I1, sel;
25
   output reg out;
26
27
   always @(*) begin
28
       if(sel)
29
          out=I1;
30
       else
31
          out=I0;
32
    end
33
    endmodule
```

4 BIT D FLIP FLOP:

```
× ripplecarryadder.v
carryskip.v
                                 × fulladder.v
                                                × mux2by1.v
                                                               × propg.v
                                                                            × dff4.v
                                                                                      × dff.v ↓ ▶
C:/Users/jenet/projectinternshipfinal/projectinternshipfinal.srcs/sources_1/new/dff4.v
                    \chi
                                   × // III
                                                   Ō
Q
                          21
22
    module dff4(out,out b,in,clk,clear);
23
24
    input [3:0]in;
25
    input clk, clear;
26
     output reg [4:0]out,out_b;
27
28
    always @(posedge clk or negedge clear)
29
30
    if (clear==0)
31
    begin
     out=4'b0000;
32
33
    out_b=4'b1111;
34
    end
35
     else
36
    begin
37
     out<=in;
38
     out b<=~in;
     end
39
40
41
     endmodule
```


1 BIT D FLIP FLOP:




TOP MODULE:

```
ripplecarryadder.v
                 × fulladder.v
                              × mux2by1.v
                                             × propg.v
                                                         × dff4.v
                                                                   × dff.v
                                                                            × topmod.v
C:/Users/jenet/projectinternshipfinal/projectinternshipfinal.srcs/sources_1/new/topmod.v
    Q
     module topmod(a_in, b_in, cin_in, clk, clear, sum_out, cout_out);
 2
         input [3:0] a in, b in;
 3
         input cin_in, clk, clear;
         output [3:0] sum_out;
 4
 5
         output cout_out;
 6
 7
         wire [3:0] a, b, sum;
 8
         wire cin, cout;
 9
10
         wire [3:0] a_bar, b_bar, sum_bar;
11
         wire cin_bar, cout_bar;
12
13
         dff4 dff_a(.in(a_in), .clk(clk), .clear(clear), .out(a), .out_b(a_bar));
         dff4 dff_b(.in(b_in), .clk(clk), .clear(clear), .out(b), .out_b(b_bar));
14
15
         dff dff_cin(.in(cin_in), .clk(clk), .clear(clear), .out(cin), .out_b(cin_bar));
16
17
         carryskip CSA(.a(a), .b(b), .cin(cin), .sum(sum), .cout(cout));
18
19
         dff4 dff_sum(.in(sum), .clk(clk), .clear(clear), .out(sum_out), .out_b(sum_bar));
20
         dff dff_cout(.in(cout), .clk(clk), .clear(clear), .out(cout_out), .out_b(cout_bar));
21
     endmodule
```


UTILIZATION AREA SUMMARY:




TIMING REPORT:




TIMING CONSTRAINTS:




INTRA CLOCK PATHS:




UNCONSTRAINED PATHS:



DELAYS:



POWER REPORT:



CARRY SELECT ADDER REPORT

NAME: DHARSHAN S

GMAIL: dharshans640@gmail.com


CARRY SELECT ADDER CODE:

```
Project Summary × toptop.v × fulladderbase.v × carryselect.v
                                                            × ddddselect.v
                                                                            × dselect.v × ◁ ▶ ≣ ? □ ◘
K:/XILINX/INTERNSHIP_REPORT1/INTERNSHIP_REPORT1.srcs/sources_1/new/carryselect.v
Q 🛗 ← → 🐰 🖹 🛍 🗡 // 🖩 🗘
                                                                                                       ٠
 1 produle carryselect(output [3:0] sum0, sum1, reg [3:0] sum, output c_out,
                        input [3:0] a, b,c_in);
     wire c1 0, c2 0, c3 0, cout 0;
     wire c1_1, c2_1, c3_1, cout_1;
 5
 6
         FULL_ADDER FA1(sum0[0], c1_0, a[0], b[0], c_in);
         FULL_ADDER FA2(sum0[1], c2_0, a[1], b[1], c1_0);
         FULL_ADDER FA3(sum0[2], c3_0, a[2], b[2], c2_0);
 8
        FULL ADDER FA4(sum0[3], cout_0, a[3], b[3], c3_0);
 9
10
11
        FULL_ADDER FA5(sum1[0], c1_1, a[0], b[0], c_in);
12
        FULL_ADDER FA6(sum1[1], c2_1, a[1], b[1], c1_1);
13
         {\tt FULL\_ADDER\ FA7(sum1[2],\ c3\_1,\ a[2],\ b[2],\ c2\_1);}
14
         FULL_ADDER FA8(sum1[3], cout_1, a[3], b[3], c3_1);
15
        always @(*) begin
16 🖯
17 🖯
            case(c_in)
18
                1'b0: sum = sum0;
                1'b1: sum = sum1;
19
20 🖨
             endcase
21 🖨
22
         assign c_out = (c_in == 1'b0) ? cout_0 : cout_1;
23 @ endmodule
```


ONE BIT ADDER:

```
fulladderbase.v
                            × ddddselect.v
                                          × dselect.v
                                                      × Untitled 1
                                                                  × carryselect.v
K:/XILINX/INTERNSHIP_REPORT1/INTERNSHIP_REPORT1.srcs/sources_1/new/fulladderbase.v
                                                                                        ×
                      Ö
Q
 1
    module fulladderbase(sum,c_out,a,b,c_in);
    input a,b,c in;
 3
    output reg [3:0]sum;
 4
    output reg c out;
 6
   always @(*)
 7
   begin
   sum=a^b^c_in;
 8
 9
    c out=(a&b) | (b&c in) | (a&c in);
10
11
    endmodule
12
```

TEST BENCH:




WAVEFORM:



ONE BIT D FLIPFLOP:

```
Project Summary × FULLADDERFUNC.v × dselect.v × toptop.v
                                                          × ddddselect.
K:/XILINX/INTERNSHIP_REPORT1/INTERNSHIP_REPORT1.srcs/sources_1/new/dselect.v
Q 🕍 🛧 🥕 Χ 🖺 🛍 Χ // 🖩 Ω
    module D FF 1BIT (
        input clk1,
        input reset1,
       input d,
        output reg q,
    output reg qb
 7
    );
 8
 9
        always @(posedge clk1 or posedge reset1)
10
        begin
11
            if (reset1)
12
            begin
                q <= 1'b0;
13
14
                qb<=1'b1;
15
                end
16
            else
17
            begin
                q <= d;
18
                qb <= ~d;
19
20
                end
21
        end
22
23
    endmodule
```

FOUR BIT D FLIPFLOP:



TOPMODULE:

```
× Device
                 × dselect.v
                                          × ddddselect.v
                               × toptop.v
                                                          × carryselect.v
ımmary
 K:/XILINX/INTERNSHIP_REPORT1/INTERNSHIP_REPORT1.srcs/sources_1/new/toptop.v
     ■ ★ ★ X ■ ■ X // ■ 0
 1 
module fourtop(a_in, b_in, cin_in, clk, clear, sum_out, cout out);
 2
         input [3:0] a_in, b_in;
 3
         input cin_in, clk, clear;
 4
         output [3:0] sum out;
 5
         output cout_out;
 6
 7
         wire [3:0] a, b, sum, sumzer, sumone;
         wire cin, cout;
 9
         wire [3:0] a_bar, b_bar, sum_bar;
 10
         wire cin_bar, cout_bar;
 11
         D_FF_4BIT dff_a(clk, clear, a_in, a, a_bar);
12
         D_FF_4BIT dff_b(clk, clear, b_in, b, b_bar);
13
         D_FF_1BIT dff_c(clk, clear, cin_in, cin, cin_bar);
14
 15
16
         carryselect FA1(sumzer, sumone, sum, cout, a, b, cin);
17
         D_FF_4BIT dff_sum(clk, clear, sum, sum_out, sum_bar);
18
         D_FF_1BIT dff_cout(clk, clear, cout, cout_out, cout_bar);
19
20 @ endmodule
21
```

UTILIZATION AREA SUMMARY:

Name 1	Slice LUTs (32600)	Slice Registers (65200)	Bonded IOB (210)	BUFGCTRL (32)
∨ N fourtop	11	14	16	1
I dff_a (D_FF_4BIT)	7	4	0	0
dff_b (D_FF_4BIT_0)	4	4	0	0
dff_c (D_FF_1BIT)	0	1	0	0
dff_cout (D_FF_1BIT_1)	0	1	0	0
dff_sum (D_FF_4BIT_2)	0	4	0	0


TIMING REPORTS:

Design Timing Summary


All user specified timing constraints are met.

Set	up		Hold		Pulse Width	
	Worst Negative Slack (WNS):	8.083 ns	Worst Hold Slack (WHS):	0.131 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
	Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
	Total Number of Endpoints:	5	Total Number of Endpoints:	5	Total Number of Endpoints:	15

TIMING CONSTRAINTS:



UNCONSTRAINED PATHS:




DELAY:

Q Check Timing

Timing Check	Count V1	Worst Severity
no_input_delay	10	High
no_output_delay	5	High
no_clock	0	
constant_clock	0	
pulse_width_clock	0	
$unconstrained_internal_endpoints$	0	
multiple_clock	0	
generated_clocks	0	
loops	0	
partial_input_delay	0	
partial_output_delay	0	
latch_loops	0	

POWER REPORT:



8 Conclusion

This project successfully compared four different adder architectures based on real synthesis reports.