

## Analog Circuits(EE3300) Simulation Exercise 1

#### EE19BTECH11041,

#### Srijith Reddy Pakala

Department of Electrical Engineering IIT Hyderabad

October 20, 2021

#### Contents

1	Problem statement	2
2	Hand Calculation	2
3	Schematic	7
4	Output 4.1 Output FFT For $V_{in} = 1 \text{mV}: \dots \dots$	8 8 9
5	Frequency Response	10
6	DC power consumed by the amplifier.	10



#### 1 Problem statement

1. Design an amplifier with biasing to meet the following specifications:

• Gain: 20 dB

• Source resistance:  $1 \text{ k}\Omega$ 

• Load resistance: 50  $\Omega$ 

• Frequency: 1kHz

(Given: One voltage source of 1.1V and current source of 10  $\mu$ A.)(Given: One voltage source of 1.1V and current source of 10  $\mu$ A.)

Objective is to meet the above specifications while maximizing the signal swing. You can cascade multiple stages if needed.

Submit the following:

- Hand calculation for choosing the device size and biasing elements. Use the squarelaw model extracted in the previous exercise. Final values can be changed based on simulation.
- Schematic screenshot and Final element values.
- Total harmonic distortion (THD) measures linearity of a system,

$$THD = \frac{\sqrt{V_2^2 + V_3^2 + \dots + V_n^2}}{V_1} \tag{1}$$

where,  $V_k$  is the rms value of kth harmonic.

Calculate output voltage THD (in %) using LTspice for input amplitude of 1mV and 50 mV. Attach output FFT plots also.


- Frequency response from 10 Hz to 100 kHz.
- DC power consumed by the amplifier.
- Upload LTspice schematic as a separate file.


#### 2 Hand Calculation

# Hand Calculation



Single Cascade circuit Block:





To maximize swing Vos should be mid value



$$T_{OS} = \frac{g_m(V_{GS} - V_T)}{2}$$

$$\Rightarrow V_{DD} - q_{m} R_{D} \left( V_{GS} - V_{T} \right) = \frac{V_{DD}}{2} + \frac{V_{GS} - V_{T}}{2}$$

$$\Rightarrow \qquad \left(1 + g_{m} R_{D}\right) \left(V_{GS} - V_{T}\right) = V_{DD}$$

$$\Rightarrow \qquad \left( \bigvee_{qs} = \bigvee_{T} \right) = \bigvee_{x} = \frac{\bigvee_{DD}}{1 + q_{mD}}$$

$$V_{DS} \approx \frac{V_{DD}}{2} \approx \frac{1.1}{2} = 0.55V$$

$$V_{GS} = V_T + \frac{V_{DD}}{1 + g_m R_{D}} \approx alound 0.55$$

To calculate 
$$\frac{W}{L}$$
, let's take  $V_{GS} = 0.55$ ,  $R_0 = R_L = 50$ 

$$\frac{\partial}{\partial n} = \frac{1 \text{ to } 10}{(R_0//R_1)} = \frac{1 \text{ to lo because}}{(R_0//R_1)} \qquad \text{of cascude}$$
Let's Say 3.1

$$g_{m} = \frac{3}{25}$$

$$\Rightarrow \beta \frac{W}{L} \left( V_{6S} - V_{T} \right) = \frac{3}{25} \left( \beta = 560 \mu \right)$$

$$\frac{W}{L}$$
 (560) x to  $6 \times 0.15 = \frac{3}{25}$ 

$$\Rightarrow$$
  $\frac{W}{L} \approx 1400$ 

Now from these calculation ranges and simulation. Values we will eventually get a gain of 10 eafter using Some cascade.

Note:

\* I haven't used cusent source anywhere.

ex To maximize swing the last Block of cascade should have highest gain.

# Now caquitance

 $\omega = 2\pi \times 10^3$ 

$$\Rightarrow C_{1} >> \frac{1}{(2\pi \times 10^{3}) R}$$


$$\Rightarrow C_1 >> \frac{1}{\omega(R_1/R_2 + R_5)}$$

$$C_2 >> \frac{1}{\omega \left( \frac{R_D}{R_L} \right)} \frac{R_1/(R_2) R_3}{\kappa_1/(R_2)}$$

Using this we can calculate and use capacitors.



## 3 Schematic



#### **Amplifier Circuit Schematic**



#### Cascade blocks


- The Gain of the first block is 2.7 and the second block is 3.7.
- $\bullet$  The total gain is 10 i.e.

$$\frac{V_o}{V_{in}} = 10. (2)$$



## 4 Output

# 4.1 Output FFT For $V_{in} = 1 \text{mV}$ :




$$V_o$$
 FFT for  $V_{in} = 1 \text{mV}$ 

• Total Harmonic Distortion: 2.134221%.



## 4.2 Output FFT For $V_{in} = 50 \text{mV}$ :




 $V_o$  FFT for  $V_{in} = 50 \text{mV}$ 

- Total Harmonic Distortion: 9.584068%.
- Here the Output gain was 7.2 because in simulation the swing limit was exceeded.



## 5 Frequency Response



Frequency Response

### 6 DC power consumed by the amplifier.

The power for source is the DC power.

Refer to the schematic for component labels.

$$P_{DC} = V_{DD}(I(Rd3) + I(Rd2) + I(R7) + I(R4))$$
(3)

- Here  $I(Rd2) = 18.0271 \text{ mA}, I(Rd3) = 8.98041 \text{ mA}, I(R4) = 5.7543 \mu\text{A}, I(R7) = 5.62947 \mu\text{A}.$
- DC power is 29.7 mWatt.



Mark