

EE3300 : Analog Circuits Mini Project 3

EE19BTECH11041,

Srijith Reddy Pakala

Department of Electrical Engineering IIT Hyderabad

December 11, 2021

Contents

1	Question																2							
	1.1 Proble	em Statemen	t.																					2
	1.2 Spice	Netlist																						;
	1.3 Plots																							
	Question	Question 2														16								
	2.1 Proble	em Statemen	t.																					16
	2.2 Spice	Netlist																						17
	2.3 Plote																							15



1 Question 1

1.1 Problem Statement

- 1. Design a two-stage opamp (miller-compensated) in 65 nm CMOS process with the following specifications:
- . Supply voltage: 1.1 V.
- . Input common-mode voltage: 0.55 V.
- . Load capacitance: 10 pF.
- . Unity gain bandwidth: 10 MHz.
- . Phase-margin: 60 degrees.
- . DC gain $\geq 40 \text{ dB}$
- . Slew rate $\geq 10 V/\mu s$.

Objective is to minimize power consumption while satisfying the above specifications. Design should include biasing circuitry.

Submit hand calculations used to find:

- . First and second stage transconductance.
- Miller cap and/or zero-nulling resistor.
- . First and second stage bias-current.

Submit the netlist and the following frequency responses:

- . Bode plot.
- . Common-mode rejection ratio (CMRR).
- . Power-supply rejection ratio (PSRR).

und whithith from brown

1.2 Spice Netlist

Bodeplot

```
M1 N003 Vn N004 N004 NMOS l=L w=W1 ad='2*65n*W1' as='2*65n*W1' pd='2*(2*65n+W1)'
ps='2*(2*65n+W1)' m=M
M2 N001 Vp N004 N004 NMOS l=L w=W2 ad='2*65n*W2' as='2*65n*W2' pd='2*(2*65n+W2)'
ps='2*(2*65n+W2)' m=M
M3 VDD N003 N003 VDD PMOS l=L w=W3 ad='2*65n*W3' as='2*65n*W3' pd='2*(2*65n+W3)'
ps='2*(2*65n+W3)' m=M
M4 VDD N003 N001 VDD PMOS l=L w=W4 ad='2*65n*W4' as='2*65n*W4' pd='2*(2*65n+W4)'
ps='2*(2*65n+W4)' m=M
M5 N004 Vb VSS VSS NMOS l=L w=W5 ad='2*65n*W5' as='2*65n*W5' pd='2*(2*65n+W5)'
ps='2*(2*65n+W5)' m=M
M6 VDD N001 Out VDD PMOS l=L w=W6 ad='2*65n*W6' as='2*65n*W6' pd='2*(2*65n+W6)'
ps='2*(2*65n+W6)' m=M
M7 Out Vb VSS VSS NMOS l=L w=W7 ad='2*65n*W7' as='2*65n*W7' pd='2*(2*65n+W7)'
ps='2*(2*65n+W7)' m=M
Cc N002 Out 2.3p
M9 Vb VSS VSS NMOS l=L w=W9 ad='2*65n*W9' as='2*65n*W9' pd='2*(2*65n+W9)'
ps='2*(2*65n+W9)' m=M
I1 VDD Vb 23µ
CL Out 0 10p
V1 VDD 0 1.1
V2 0 VSS 1.1
vcm N006 0 0.55
vin N005 0 0 AC 1
E1 Vp N006 N005 0 0.5
E2 Vn N006 N005 0 -0.5
M8 N001 VDD N002 N002 NMOS l=L w=W2 ad='2*65n*W2' as='2*65n*W2' pd='2*(2*65n+W2)'
ps='2*(2*65n+W2)' m=M
.model NMOS NMOS
.model PMOS PMOS
.lib standard.mos
.param L=1u M=1 W1=1.6u W2=1.6u W3=35u W4=35u W5=2.14u W6=160u W7=4u
W8=25u W9=2.14u
.include 65nm_NMOS_bulk.pm
.include 65nm_PMOS_bulk.pm
.ac dec 1000 \text{ 1m } 1G
.backanno
.end
```

words shalfed stoom favour laters to take a training of between all followings by place

CMRR

.end

```
XX1 VDD N001 N003 Out VSS twostageopamp
V1 VDD 0 1.1
V2 0 VSS 1.1
R1 Out N001 1Meg
R2 N001 N002 1Meg
R3 N003 N002 1Meg
R4 0 N003 1Meg
V3 N002 0 0.55 AC 1
C1 Out 0 10p
* block symbol definitions
.subckt twostageopamp VDD Vn Vp Out VSS
M1 N003 Vn N004 N004 NMOS l=L w=W1 ad='2*65n*W1' as='2*65n*W1' pd='2*(2*65n+W1)'
ps='2*(2*65n+W1)' m=M
M2 N001 Vp N004 N004 NMOS l=L w=W2 ad='2*65n*W2' as='2*65n*W2' pd='2*(2*65n+W2)'
ps='2*(2*65n+W2)' m=M
M3 VDD N003 N003 VDD PMOS l=L w=W3 ad='2*65n*W3' as='2*65n*W3' pd='2*(2*65n+W3)'
ps='2*(2*65n+W3)' m=M
M4 VDD N003 N001 VDD PMOS l=L w=W4 ad='2*65n*W4' as='2*65n*W4' pd='2*(2*65n+W4)'
ps='2*(2*65n+W4)' m=M
M5 N004 N005 VSS VSS NMOS l=L w=W5 ad='2*65n*W5' as='2*65n*W5' pd='2*(2*65n+W5)'
ps='2*(2*65n+W5)' m=M
M6 VDD N001 Out VDD PMOS l=L w=W6 ad='2*65n*W6' as='2*65n*W6' pd='2*(2*65n+W6)'
ps='2*(2*65n+W6)' m=M
M7 Out N005 VSS VSS NMOS l=L w=W7 ad='2*65n*W7' as='2*65n*W7' pd='2*(2*65n+W7)'
ps='2*(2*65n+W7)' m=M
Cc1 N002 Out 2.3p
M8 N005 N005 VSS VSS NMOS l=L w=W9 ad='2*65n*W9' as='2*65n*W9' pd='2*(2*65n+W9)'
ps='2*(2*65n+W9)' m=M
I1 VDD N005 23µ
M9 N001 VDD N002 N002 NMOS l=L w=W2 ad='2*65n*W2' as='2*65n*W2' pd='2*(2*65n+W2)'
ps='2*(2*65n+W2)' m=M
.param L=1u M=1 W1=1.6u W2=1.6u W3=35u W4=35u W5=2.14u W6=160u W7=4u
W8=25u W9=2.14u
.include 65nm_NMOS_bulk.pm
.include 65nm_PMOS_bulk.pm
.ends twostageopamp
.model NMOS NMOS
.model PMOS PMOS
.lib C:standard.mos
.ac dec 1000 \text{ 1m } 1G
.backanno
```



PSRR

.end

```
XX1 VDD Out N001 Out VSS twostageopamp
V1 VDD 0 1.1 AC 1
V2 0 VSS 1.1
V3 N001 0 0.55
C1 Out 0 10p
* block symbol definitions
.subckt twostageopamp VDD Vn Vp Out VSS
M1 N003 Vn N004 N004 NMOS l=L w=W1 ad='2*65n*W1' as='2*65n*W1' pd='2*(2*65n+W1)'
ps='2*(2*65n+W1)' m=M
M2 N001 Vp N004 N004 NMOS l=L w=W2 ad='2*65n*W2' as='2*65n*W2' pd='2*(2*65n+W2)'
ps='2*(2*65n+W2)' m=M
M3 VDD N003 N003 VDD PMOS l=L w=W3 ad='2*65n*W3' as='2*65n*W3' pd='2*(2*65n+W3)'
ps='2*(2*65n+W3)' m=M
M4 VDD N003 N001 VDD PMOS l=L w=W4 ad='2*65n*W4' as='2*65n*W4' pd='2*(2*65n+W4)'
ps='2*(2*65n+W4)' m=M
M5 N004 N005 VSS VSS NMOS l=L w=W5 ad='2*65n*W5' as='2*65n*W5' pd='2*(2*65n+W5)'
ps='2*(2*65n+W5)' m=M
M6 VDD N001 Out VDD PMOS l=L w=W6 ad='2*65n*W6' as='2*65n*W6' pd='2*(2*65n+W6)'
ps='2*(2*65n+W6)' m=M
M7 Out N005 VSS VSS NMOS l=L w=W7 ad='2*65n*W7' as='2*65n*W7' pd='2*(2*65n+W7)'
ps='2*(2*65n+W7)' m=M
Cc1 N002 Out 2.3p
M8 N005 N005 VSS VSS NMOS l=L w=W9 ad='2*65n*W9' as='2*65n*W9' pd='2*(2*65n+W9)'
ps='2*(2*65n+W9)' m=M
I1 VDD N005 23μ
M9 N001 VDD N002 N002 NMOS l=L w=W2 ad='2*65n*W2' as='2*65n*W2' pd='2*(2*65n+W2)'
ps='2*(2*65n+W2)' m=M
.param L=1u M=1 W1=1.6u W2=1.6u W3=35u W4=35u W5=2.14u W6=160u W7=4u
W8=25u W9=2.14u
.include 65nm_NMOS_bulk.pm
.include 65nm_PMOS_bulk.pm
ends two stage opamp
.model NMOS NMOS
.model PMOS PMOS
.lib C:standard.mos
.ac dec 1000 \text{ 1m } 1G
.backanno
```

Two Stage - opamp (Miller Compensated)



$$A(s) = A_0 \left(1 - \frac{s}{2}\right)$$

$$\left(1 - \frac{s}{P_1}\right) \left(1 - \frac{s}{P_2}\right)$$

$$Z = \frac{g_{m_6}}{C_c}$$
 $P_1 = \frac{G_1B}{A_V(o)} \Rightarrow Since \frac{20log(A)}{P_0} = 20log(\frac{G_1B}{P_0})$

$$PM = 180^{\circ} - \tan^{-1}\left(\frac{w}{|P_1|}\right) - \tan^{-1}\left(\frac{w}{|P_2|}\right) - \tan^{-1}\left(\frac{w}{|z|}\right) = 60^{\circ}$$



$$\Rightarrow 180^{\circ} - tan^{\circ} \left(\frac{A_{V}(0)}{A_{V}(0)} - tan^{\circ} \left(\frac{G_{B}}{|P_{2}|} \right) - tan^{\circ} (0.1) = 60^{\circ}$$

$$\frac{9me}{C_L} \geq \frac{9m_l}{C_c} \times 2.215$$

Now we know gma = 10 gm,

$$-A_0 = \frac{2 g_{m_1} g_{m_6}}{P_5 P_6 (\lambda_2 + \lambda_4) (\lambda_6 + \lambda_4)}$$

From Mini-project-I

$$K_{n}^{l} = 569 \, \mu \quad (Short)$$

$$K_{n}^{l} = 541 \, \mu \quad (Long)$$

$$K_{p}^{l} = 184 \, \mu \quad (Short)$$

$$K_{p}^{l} = 491 \, \mu \quad (Long)$$

$$A_{0} \ge 40dB \Rightarrow \frac{2g_{m_{1}} \times log_{m_{1}}}{23\times lo^{-6}\times 4\times \frac{g_{m_{1}}^{2}}{2K_{p}^{i}(\frac{w}{L})_{6}}} > 100$$

$$\Rightarrow \left(\frac{w}{L}\right) > 12.5$$



$$g_{m_1} = G_8 C_c = 2 \times \pi \times 10 \times 10^6 \times 2.3 \times 10^{-12} = 144.5 \times 10^{-1}$$

 $g_{m_2} = 10 g_{m_1} = 1.44 \text{ m.s.}^{-1}$

Input Common mode range

$$\left(\frac{\omega}{L}\right)_{3,4}$$
 > $\frac{I_5}{\text{Kp [VDsat_3]}^2}$

$$\Rightarrow \left(\frac{W}{L}\right)_{3,4} > 1.6$$

$$\left(\frac{W}{L}\right)_{1/2} = \frac{g_{m_1}}{g_{K_1}' I_1} = \frac{\left(144 \times 10^{-6}\right)^2}{g_{X} 569 \times 10^{-6} \times \frac{93}{2} \times 10^{-6}}$$

$$\left(\frac{N}{L}\right)_{1/2} = 1.6$$

Similar to S3,4

$$S_5 \ge \frac{2I_5}{k_n!(V_{osats})^n} = 2$$

$$=$$
 $\left(\frac{\omega}{L}\right)_{5} \geq 2$

From DC balance equations

Vsors = Vsor4



$$\Rightarrow \left(\frac{w}{L}\right)_6 = 22.15 \sqrt{\frac{w}{L}} > 125$$

$$\Rightarrow \left(\frac{W}{L}\right) > 31$$

Therefore let's take
$$\left(\frac{W}{L}\right)_{3A} = 3.5$$

$$\Rightarrow \left(\frac{W}{L}\right)_{6} = [3]$$

$$P_6 = \frac{(9m_6)^2}{2 k_p \times (\frac{w}{L})_6} = 43 MA$$

$$\left(\frac{W}{L}\right)_{7} = \left(\frac{W}{S}\right)_{5} \times \frac{T_{6}}{T_{5}} \geq 3.74$$

Now Nulling Resistor

for Z to on topof P2

$$R_z = \frac{1}{3m_6} \left(\frac{C_1 + C_2}{C_2} \right)$$
, Since R_z is realised using NMOS

$$\Rightarrow \left(\frac{W}{L}\right)_{8} = \frac{\left(\frac{W}{L}\right)_{6}}{1+\frac{CL}{C_{c}}} = 25$$

Let Recheek the gain:

$$A_{0} = \frac{2 \int_{m_{1}} \int_{m_{2}} \int_{m_{3}} \int_{m_{4}} \int_{m_{5}} \int_$$

$$S_{1,2} = 1.6$$
, $S_{3,4} = 35$, $S_5 = 2.14$, $S_6 = 1.31$

$$S_7 = 4$$
, $S_8 = 25$


Sanity Check V For DC balance

$$\frac{S_{e}}{S_{4}} = \frac{2S_{7}}{S_{5}} = \frac{131}{35} = \frac{2 \times 4}{2.14}$$
 (vailed)



1.3 Plots


Bodeplot



• We can see that the device satisfies all specified design requirements from the plot.




Common-mode rejection ratio (CMRR)



CMRR



Power-supply rejection ratio (PSRR)



PSRR



2 Question 2

2.1 Problem Statement

- 2. Connect the above op-amp in unity-gain feedback and submit the following plots:
- . Step-response when the output starts slewing for both positive and negative steps.
- . Output vs input when input DC voltage is varied from 0 V to supply voltage.
- . • Output spectrum when (0.1 sin $2\pi1000t$) V is applied at the input. Also calculate the total harmonic distortion (THD).



2.2 Spice Netlist


.end

```
XX1 VDD Out N001 Out VSS twostageopamp
V1 VDD 0 1.1
V2 0 VSS 1.1
V3 N001 0 SINE(0 0.1 1k)
C1 Out 0 10p
* block symbol definitions
.subckt twostageopamp VDD Vn Vp Out VSS
M1 N003 Vn N004 N004 NMOS l=L w=W1 ad='2*65n*W1' as='2*65n*W1' pd='2*(2*65n+W1)'
ps='2*(2*65n+W1)' m=M
M2 N001 Vp N004 N004 NMOS l=L w=W2 ad='2*65n*W2' as='2*65n*W2' pd='2*(2*65n+W2)'
ps='2*(2*65n+W2)' m=M
M3 VDD N003 N003 VDD PMOS l=L w=W3 ad='2*65n*W3' as='2*65n*W3' pd='2*(2*65n+W3)'
ps='2*(2*65n+W3)' m=M
M4 VDD N003 N001 VDD PMOS l=L w=W4 ad='2*65n*W4' as='2*65n*W4' pd='2*(2*65n+W4)'
ps='2*(2*65n+W4)' m=M
M5 N004 N005 VSS VSS NMOS l=L w=W5 ad='2*65n*W5' as='2*65n*W5' pd='2*(2*65n+W5)'
ps='2*(2*65n+W5)' m=M
M6 VDD N001 Out VDD PMOS l=L w=W6 ad='2*65n*W6' as='2*65n*W6' pd='2*(2*65n+W6)'
ps='2*(2*65n+W6)' m=M
M7 Out N005 VSS VSS NMOS l=L w=W7 ad='2*65n*W7' as='2*65n*W7' pd='2*(2*65n+W7)'
ps='2*(2*65n+W7)' m=M
Cc1 N002 Out 2.3p
M8 N005 N005 VSS VSS NMOS l=L w=W9 ad='2*65n*W9' as='2*65n*W9' pd='2*(2*65n+W9)'
ps='2*(2*65n+W9)' m=M
I1 VDD N005 23μ
M9 N001 VDD N002 N002 NMOS l=L w=W2 ad='2*65n*W2' as='2*65n*W2' pd='2*(2*65n+W2)'
ps='2*(2*65n+W2)' m=M
.param L=1u M=1 W1=1.6u W2=1.6u W3=35u W4=35u W5=2.14u W6=160u W7=4u
W8=25u W9=2.14u
.include 65nm_NMOS_bulk.pm
.include 65nm_PMOS_bulk.pm
.ends twostageopamp
.model NMOS NMOS
.model PMOS PMOS
.lib C:standard.mos
.tran 4m
.four 1kHz V(out)
.backanno
```



2.3 Plots


Step Response



Output Response for pulse



Positive Step




Positive Step Response

 \bullet Positive slew rate is 10.04 V/ $\mu s.$



Negative Step





Negative Step Response

 \bullet Negative slew rate is -3.65 V/µs.




Input Dc sweep Response









 \bullet The total harmonic distortion (THD) is 0.111232%.



Mark