

Analog Lab (EE2401) Experiment 9: Double balanced mixer

EE19BTECH11041, Srijith Reddy Pakala

Department of Electrical Engineering IIT Hyderabad

April 22, 2021

1 Aim

our aim here is to design a double balanced mixer.


Double balanced mixer

Both the LO and RF ports are balanced and all ports of the mixer are inherently isolated from each other and only multiplication component is present in output.

2 Problem statement

1. Below is the schematic of a double-balanced mixer present in MC1496 IC:





Components in RED are external to the IC.

- . Input signal frequency (V_{RF}) : 11 kHz
- . V_{LO} : 10 kHz output from the oscillator designed in Exp. 5

Plot transient simulation result and FFT of the output $V_O = V_{OP}V_{OM}$. Connect appropriate value of capacitors across R_L to filter out undesired components. Generate bias voltages from the supply. Connect bypass capacitors for the bias voltages.


2. Differential output of the mixer can be converted into single-ended by using the following circuit:

What is the expression for the single-ended output in terms of supply voltage, i_1 , i_2 and R_L ?

Use the signal specs given in the previous problem and perform the following

. • Plot single-ended output. (Transient and FFT)






. \bullet Apply only V_{RF} and V_{LO} one at a time and make your observation regarding the output.

In the Schematic.



we need to choose RE Such that gain is high but also such that current through mpn is in proper sigion.



bypass capacitor to ensure that there's not want and it acts as voltage source.

Xc is should lower thank

Such that we can short

consent.

$$C = \frac{1}{2\pi f \times_{C}}$$

$$\Rightarrow C > \frac{1}{2\pi f \times_{C}}$$
Using this we can find bias for.

VLO. HER

we now need to choose coupling Capacitor to remove any DC component present in Vho

1 2 Some Resistance for given 2 Af C frequeny. & C= luf for f= lokHz

Choose

RIFIC Now to remove high frequency terms we are wied cap across Re


Z = RL 1+jwrc

wo > I the febro




Question 1

Schematic of MC1496




circuit schematic









Output FFT










ullet We can see the peaks at 1KHz and 21KHz, But also at some other higher frequencies .



Question 2

Schematic




Schematic using MC1496 to obtain single-end output

From the circuit assuming virtual short we can find Vo.

$$Vo = (i_1 - i_2)R_L + V_{DD} (1)$$







 \bullet The output is not exactly same as previous question with bias of 3.5V .but similar although FFT is mostly same.




Output FFT












• The FFT are similar to previous question plots.














 \bullet The FFT has peak at 10 KHz.











• The FFT has peak at 11KHz.



Mark