

Analog Lab (EE2401) Experiment 5 : Voltage controlled oscillator

EE19BTECH11041, Srijith Reddy Pakala

Department of Electrical Engineering IIT Hyderabad

March 4, 2021

1 Aim

Understand the operation of a schmitt trigger based oscillator.

Design a variable frequency oscillator controlled by voltage.


Schmitt trigger

A Schmitt trigger is a comparator circuit with hysteresis implemented by applying positive feedback to the noninverting input of a comparator or differential amplifier.


2 Problem statement

- 1. Design a schmitt trigger based oscillator with the following specifications:
- Oscillation frequency: 10 kHz.
- . \bullet Hysterisis width for schmitt trigger: Around 20 % of the opamp peak-to-peak output swing.
- LF347 opamp with +5V/-5V dual supply.





- 2. Below is a modified oscillator with a control voltage (V_C) input to vary the oscillation frequency. Here, V_C decides the rate of integration and hence controls the output frequency. Transistor Q_1 introduces an inversion, therefore the schmitt trigger is also inverting. RB is for controlling the base current of Q_1 and D_1 protects the transistor from breakdown during negative swing. :
- Analyze and calculate component values assuming Q_1 to act like an ideal switch.
- •frequency 10-15 kHz for V_C ranging from 4-6 V.
- Generate $V_C/2$ from V_C using a voltage divider.
 - Q_1 : 2N3904, D_1 : 1N4148
- Plot frequency vs V_C characteristics. Is it expected?




3. Change R or C to obtain new frequency range of 100-150 kHz for the same V_C range as above. Plot frequency vs V_C . Is it linear? Explain. In reality Q_1 doesn't act like an ideal switch. It has a saturation voltage of around 0.2 V. This can cause deviation in the expected duty cycle. Modify the circuit in Problem 2 to compensate this effect. You can assume a matched transistor is available.

Analysis and simulation 3




Question1



Given hysterisis width is 20%, of peak to peak opamp.

$$\Rightarrow V_e = V_{out} R_1 + V_1 R_2$$

$$R_1 + R_2.$$



At
$$Ve=0$$
, $2V_1$ is injecterisis width

$$V_e = 0 = \frac{V_{out}R_1 + V_1R_2}{R_1 + R_2}$$

$$\Rightarrow V_1 = -\frac{V_{out}R_1}{R_2}$$

$$\Rightarrow V_1 = -\frac{VontR_1}{R_2}$$



$$\Rightarrow \boxed{R_1 = \frac{R_2}{5}}$$

$$V_1 = -\int \frac{V_{\text{out}}dt}{RC}$$

Let us suppose
$$V_e > 0$$
 at $t = 0$ and therefore $V_{out} = 3.5 = V_{peak} = V_p$.

then.

RC

As the capacitor charges Ve will be come Zero at t'=t1

$$\Rightarrow \quad \mathbf{t}_1 = \frac{\mathbf{R}_1 \mathbf{R} \mathbf{C}}{\mathbf{R}_2}$$



$$\Rightarrow V_e = -V_p R_1 + \frac{t^2}{R_2} \int V_p dt + \frac{t^2}{R_2} \int V_p dt$$

$$\Rightarrow \Delta t = t_2 - t_1 = 2RCR_1$$


Here It is half the Time period.

$$\Rightarrow T = 2\Delta t = 4R(R_1) = 4R(C_1) = \frac{4R(C_1)}{5}$$

$$f = \frac{5}{4RC}$$




Schematic



Circuit schematic




Output



- \bullet As we can see the frequency is 9.4 KHz which is deviated from the expected value 10 KHz and duty cycle here is 50.0157%.
- ullet The may be accounted by the non ideal characteristics of opamp we used .

Question2






Given hysterisis width is 20% of peak to peak openp.

$$V_e = V_{out} R_1 + V_1 R_2$$

$$R_1 + R_2.$$



At Ve=0, 2Vils hysterisis width

$$V_{e} = 0 = \frac{V_{out}R_{1} + V_{1}R_{2}}{R_{1}+R_{2}}$$

$$\Rightarrow V_{1} = -\frac{V_{out}R_{1}}{R_{2}}$$

$$V_e = \frac{V_{out}R_1}{R_1 + R_3} - V_1$$

Similarly using 20% peak hystresis

$$\frac{R_1}{R_1+R_3}=\frac{1}{5}$$

$$\Rightarrow$$
 R₃ = 4R₁

$$V_1 = \frac{V_c}{2} \int \frac{V_c}{2RC} dt$$
, $V_e > 0$, $V_{out} > 0$

Now let's Say at t=0 Ve>0 and cap is uncharged. >> Voint=Vp

$$V_e = \frac{V_{ont}R_1}{R_1 + R_3} + \int_{0}^{t} \frac{V_c dt}{2RC} - \frac{V_c}{2}$$

As cap charges Vel and attative =0

$$\Rightarrow \Theta = \frac{V_C}{2} \left(\frac{t_1}{R_C} - 1 \right) + \frac{V_{out} R_1}{R_1 + R_3}$$



(a)
$$t_1 = RC - \left(RC \frac{2VontR_1}{V_c(R_1 + R_3)}\right)$$



Now. At t>ty Nexo => Vont = -Vp

Now the actual cycles with start.

let to be tatushich Ve = 0 when Vont = -Vp

=)
$$Ve = -V_{pot}R_1$$
 $-\int_{2RC}^{Vc} Vc dt$
 R_1+R_3 $-\int_{R_1+R_3}^{Vc} Vc dt$
 R_1+R_3

$$\Rightarrow Ve|_{t=t_2} = 0$$

$$\Rightarrow (t_2 + 1)V_c = 4RCV_p R_1$$

$$R_1 + R_3$$

$$\Rightarrow \Delta t = \frac{T}{2} = \frac{4RC V_P R_I}{V_C (R_I + R_3)}$$

$$T = 8RCR_1 \cdot V_p = \frac{8RC.V_p}{5V_c}$$

$$(R_1 + R_3) \cdot V_c$$

$$f = \frac{5V_c}{8RCV_p}$$

Now from simulation yp 23.5V

$$\frac{5\times4}{8R(3.5)} = 10KHZ$$

Now coming to RB. RB controlls IB at Q, and maintain D, from breakdown.


RB Should be higher such that DI is Safe and lower enough such that Q is in saturation i.e PB > PC

we choose RB=10K.





Schematic




Circuit schematic

.step param X 4 6 0.01


.meas tran T3 find time when V(vout)=0 fall 10 .meas tran T1 find time when V(vout)=0 rise 10 .meas tran T2 find time when V(vout)=0 rise 11 .meas tran Frequency param 1/(T2-T1) .meas tran duty PARAM (T3-T1)/(T2-T1)

ullet To find frequency as V_C varies we have used above statements and also for duty cycle.







- \bullet We can see that the frequency is increasing linearly w.r.t to V_C .
- ullet But similar from the first question the frequency here is also deviated from the expected values.
- \bullet The duty cycle here is 50.3009%.












 \bullet From the above plot the saturation voltage is 30mV which is quite low and good for the circuit.




${\bf Question 3} \\ {\bf Schematic}$



Circuit schematic

• We have changed R and C such that frequency range is 100KHz to 150KHz.






- ullet We can see that the frequency is increasing w.r.t to V_C but non-linear.
- ullet The frequencies observed is very much deviated from the expected value, the reason is that opamp output cannot change faster than slew rate.
- \bullet The duty cycle here is 0.511321% at $V_C{=}6\mathrm{V}.$

3) In reality 8, is not an ideal Switch so, to we need to compensate in it's saturation effect.

we can change non-inverting input of integrator such that, current through capacitor has some magnitude.



 $+ 2p = \frac{V_c - V_n}{R}$

$$\Rightarrow \frac{V_{c}-V_{n}}{R} = \frac{2\left(V_{n}-V_{sat}\right)}{R} - \frac{V_{c}-V_{n}}{R}$$

$$\Rightarrow V_m = \frac{V_c}{2} + \frac{V_{sat}}{2}$$

Now we need to generate a circuit such that Vn is obtained using matched transistor.

Method!:

3) Now let's write equations.

$$T_b = \frac{T_c}{\beta} - 3$$

$$T_e = (B+1)I_b = I_b + I_c - 4$$

$$\Rightarrow V_n = \frac{\beta r_c V_{sat} + (\beta + 1) r_e V_c}{\beta r_c + (\beta + 1) r_e}$$

By comparing
$$V_n = \frac{V_c}{2} + \frac{V_{sat}}{2}$$


Assuming B>>1



3 Method 2

Since we do not know we can

use this method.




we can use r in the range of.


IK.




Schematic



Circuit schematic with compensation







- Duty cycle observed here is 0.513224%.
- There is not much of a difference in duty cycle here because of low saturation voltage i.e 30mV.It could be helpful if our saturation would have high.



Mark