ANSWER TO GATE EC2012 20TH QUESTION

Srinitha Beerelly

5 JAN, 2021




- Problem Statement
- 2 solution
 - circuit diagram
 - Explanation
 - Answer
 - STATE TRANSITION TABLE
 - TIMING DIAGRAM



Problem Statement


Consider the given circuit



in this circuits, the race around

- (A) does not occur
- (B) occurs when CLK=0
- (C) occurs when CLK=1 and A=B=1
- (D) occurs when CLK=1 and A=B=0







Explanation

$$\begin{aligned} &Q_{next} = \overline{A.CLK}.\overline{Q} \\ &= A.CLK + Q \\ &\overline{Q}_{next} = B.CLK + \overline{Q} \\ &\text{If CLK} = 1 \text{ and } A = B = 1 \\ &\text{then } Q_{next} = 1 \\ &\overline{Q}_{next} = 1 \\ &\text{then no race around} \\ &\text{If CLK} = 1 \text{ and } A = B = 0 \\ &\text{then } Q_{next} = \overline{Q} \\ &\text{then no race around} \end{aligned}$$

Thus race around does not occur in the circuit

GATE

Answer

the answer to the given question is (A)


 $\underline{\text{To Be Noted}}$: Race around is applicable only for J-K flip flop when CLK = 1 and A=B=1. But the given circuit is S-R flip flop so no race around occurs.



STATE TRANSITION TABLE

TABLE 1			
Present state(Q)	input(S)	input(R)	$\begin{array}{c} \operatorname{Next} \\ \operatorname{state}(\mathbf{Q}_n) \end{array}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

TIMING DIAGRAM



THANKYOU



