Course Code	UCS20D05J	Course Name	СОМРИТ	ER ORGAN	ZATION	AND ARCHITECTURE		egor		E	V	)_	Disci	pline	Spe	cific	Elec	ctive			- 1	L T	P 4	6
Pre-requ Courses	nisite Nil	52	С	o-requisite Courses	Nil		Sign		gress		Nil	1	0		٧									
Course O	_	Com	outer Science	6	1	Data Book / Codes/Sta	ndards	Nil	100			À	5											
Course Le	earning Rational	e The pu	rpose of learni	ing this cou	rse is to:		V.	Le	arni	ng	Fye,			Pro	gran	n Lea	arnii	ng O	utco	mes	(PL	0)		
100	Itilize the function	nal units o	f a co <mark>mpute</mark> r	7	111-11			1	2	3	-2	. 2	3	4	5	6	7	8	9	10	11	12 1	3 14	15
CLR-3: U CLR-4: S CLR-5: H CLR-6: S	nalyze the functional street of the control of the	oncepts of llel process tudy on Inp undamento	Pipelining and sing and performation of the sing and performation of the sing and performation of the sing and single sin	basic procession and adder, full	essing un sideration nd Mem l adder,	nits ons. ory Systems. etc		vel of Thinking (Bloom)	ected Proficiency (%)	ected Attainment (%)		Application of Concepts	elated [	cedural Knowledge	ls in Specialization	lity to Utilize Knowledge	ls in Modeling	Analyze, Interpret Data	estigative Skills	Problem Solving Skills	Communication Skills	alytical Skills	SKIIIS fessional Behavior	ong Lear
(CLO):		At the	end of this cou	urse, learne	rs will b	e able to:	T D	Leve	Exp	Expe		App	Link	Pro	Skills	Ability	Skills	Ana	Inve	Pro	Con	Ana	P P	( a
CLO-1: /	dentify the comp	uter hardv	vare and how s	software int	eracts v	vith computer hardware	LE	3	80	70	A	Н	-	Н	L	-	-	-	L	L		H ·		-
CLU-Z:	pply Boolean al nd sequential lo		lated to design	ning compu	ter logic	, through simple combin	ational	3	85	75	٨	1 H	L	М	L	-	-	-	М	L		Н		-
CLO-3: A	nalyze the deta	iled operati	ion of Basic Pro	ocessing un	its and t	he performance of pipel	ining	3	75	70	٨	1 H	M	Н	L	-	-	-50	М	L	-	H ·		
CLO-4: A	nalyze the conc	epts of para	allelism and m	ulti-core pro	ocessors		=1/ 0/	3	85	80	1	1 H	M	Н	L	-	-	-	М	L	-	Н .		-
CLO-5:	dentify the mem nemory system	ory techno	logies, input-o	output syste	ms and	evaluate the performan	ce of	3	85	75	,	Н	М	Н	L	-	2	323	М	L	-	Н	B E	(SE)
CLO-6: /d	dentify the comp	uter hardv	vare, software	and its inte	ractions			3	80	70		Н	-	Н	L	-	-	-	L	L	: -: I	H ·		-

2000	ration our)	24	24	24	24	24
S-1	SLO-1	Functional Units of a computer	Addition of Signed numbers	Fundamental concepts of basic processing unit	Parallelism	Memory systems- Basic concepts
	SLO-2	Operational concepts	Subtraction of Signed numbers	Performing ALU operation	Need of Parallelism	Memory hierarchy
S-2	SLO-1	Bus structures	Problem Solving	Execution of complete instruction	Types of Parallelism	Memory hierarchy
	SLO-2	Bus structures	Design of fast adders	Branch instruction	Applications of Parallelism	Memory technologies
S-3	2FO-1	Memory locations and addresses	Ripple carry adder	Multiple bus organization	Parallelism in Software	RAM
3-3	SLO-2	Memory locations and addresses	Carry look ahead adder	Multiple bus organization	Instruction level parallelism	Semiconductor RAM
S-4	SLO-1	Memory operations	Multiplication of positive numbers	Hardwired control	Instruction level parallelism	ROM, Types
	SLO-2	Memory operations	Problem Solving	Generation of control signals	Data level parallelism	Speed, size cost
S 5-8		Laboratory 1: To recognize various components of PC-input Output systems Processing and Memory units	Laboratory 4:Study of TASM Addition and Subtraction of 8- bit number	Laboratory 7:Design of Half Adder Design of Full Adder	Multiplier Design of Array Multiplier	Laboratory 13: Study of Carry Save Multiplication Program to carry out Carry Save Multiplication
	SLO-1	Instructions	Signed operand multiplication	Micro-programmed control	Challenges in parallel processing	Cache memory
S-9	SLO-2	Instruction sequencing	Problem solving	Microinstruction	Architectures of parallel Systems	Cache memory
6.40		Addressing modes	Fast multiplication	Microinstruction	Flynn's Classification	Mapping Functions
S-10	SLO-2	Problem solving	Problem Solving	Micro-program Sequencing	Flynn's Classification	Replacement Algorithms
6 11	SLO-1	Introduction to Microprocessor	Bit pair recoding of Multipliers	Micro instruction with Next address field	SISD	Replacement Algorithms
S-11	SLO-2	Introduction to Assembly language	Problem Solving	Basic concepts of pipelining	SIMD	Problem Solving
6 12	SLO-1	Writing of assembly language programming	Carry Save Addition of summands	Pipeline Performance	MIMD	Virtual Memory
S-12	SLO-2	Writing of assembly language programming	Problem Solving	Pipeline Performance	MISD	Performance considerations of various memories
S 13-16	A400A 930000400	Laboratory 2: To understand how different components of PC are connected to work properly	Laboratory 5: Addition of 16-bit number Subtraction of 16-bit number	Laboratory 8: Study of Ripple Carry Adder Design of Ripple Carry Adder	Al til	Laboratory 14:Understanding Processing unit

		Assembling of System Components				
S-17	SLO-1	ARM Processor: The thumb instruction set	Integer division	Pipeline Hazards	Uni-Processor	Input Output Organization
	SLO-2	Processor and CPU cores	Restoring Division	Data hazards	Multiprocessors	Input Output Organization
S-18	SLO-1	Processor and CPU cores	Solving Problems	Methods to overcome Data hazards	Multi-core processors	Need for input output devices
	SLO-2	Instruction Encoding format	Non Restoring Division	Instruction Hazards	Multi-core processors	Memory mapped IO
c 10	SLO-1	Memory Load and Store in ARM	Solving Problems	Hazards on conditional and Unconditional Branching	Memory in Multiprocessor Systems	Program controlled IO
S-19	SLO-2	Memory Load and Store in ARM	Floating point numbers	Control hazards	Memory in Multiprocessor Systems	Interrupts - Hardware
c 20	SLO-1	Basics of IO operations	Operations	Control hazards	Cache Coherency in Multiprocessor Systems	Enabling and Disabling interrupts
S-20	SLO-2	Basics of IO operations	Solving Problems	Influence of hazards on instruction sets	Cache Coherency in Multiprocessor Systems	Handling multiple Devices
S 21-24		properly	Laboratory 6: Multiplication of 8-bit number Factorial of a given number	Laboratory 9: Study of Carry Look-ahead Adder Design of Carry Look-ahead Adder	Laboratory 12: Programs to carry out Booth Algorithm	Lab 15:Design of primitive processing unit

	1. Carl Hamacher, ZvonkpVranesie, SahwatZaky, (2015), "Computer	
	Organisataion", 5 <sup>th</sup> Edition McGraw-Hill	EAD TRIT
	2. Kai Hwang, Faye A.Briggs, (2016), "Computer Architecture and Parallel	5. William Stallings, (2015), "Computer Organization and Architecture-Designing for
Learning	Processing", 3 <sup>rd</sup> Edition, McGraw Hill, 2016	Performance", 10 <sup>th</sup> Edition, Pearson Education
Resources	3. Ghost T.K, (2011), "Computer Oraganization and Architecture", 3rd Edition,	6. David A. Patterson and John L Hennessy, (2014), "Computer Organization and
	Tata McGraw-Hill	Design- A Hardware Software Interface", 5th Edition, Morgan Kaufman,
	4. P. Hayes, (2015), "Computer Architecture and Organization", 3 <sup>rd</sup> Edition,	
	McGraw Hill	

Learning Ass	sessment											
Blo	om's			Continous	Learning Asse	Final Examination (50%						
Level of	f Thinking	CLA - 1 (10%)		CLA - 2 (10%)		CLA – 3	3 (20%)	CLA – 4	# (10%)	weightage)		
		Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	
Level 1	Remember	20%	20%	15%	15%	15%	15%	15%	15%	15%	15%	

	Understand										
Level 2	Apply	20%	20%	20%	20%	20%	20%	20%	20%	20%	20%
	Analyze				06	HIN					
Level 3	Evaluate	10%	10%	15%	15%	15%	15%	15%	15%	15%	15%
	Create						- 4				
	Total	100	0 %	10	0 %	100	0 %	10	0 %	1009	6

# CLA – 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, MOOCs, Certifications, Conf. Paper etc

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
Mr. S. Karthik, IT Analyst, Tata Consultancy	Dr. Neelanarayanan,, Professor, School of Computer Science and Engineering, VIT	Mrs.A.Pavithra
Services	Chennai	Mr.M.R.Vinodh

Course	HCC30D0CI	Course	ADTIFICIAL INITELLI	CENCE	Course	77.5	Dissipling Specific Floating	L	T	Р	С
Code	UCS20D06J	Name	ARTIFICIAL INTELLI	GENCE	Category		Discipline Specific Elective	4	0	4	6
					11/130						
Pre-requ	uisiteCourses	Nil	Co-requisiteCourses	Nil	Pro	ogressiveCo	urses Nil				
Course O	fferingDepartr	nent Computer S	Science	oata Book / Code	s/Standards Nil						

Course Learning Rationale (CLR):	The purpose of learning this course is to:	Le	arni	ng
CLR-1 : Discover problems	hat are agreeable to solution by AI methods.	1	2	3
CLR-2: Study the basics of	designing intelligent agents that can solve general purpose problems			
CLR-3: Discover appropriat	e AI methods to solve a given problem	-	_	
CLR-4: Perform intellectua	task as decision making, problem solving, perception, understanding	(Bloom)	(%)	t (%)
CLR-5: Formalize a given p	roblem using different AI methods	(Bic	ncy	eni
CLR-6: Provides adaptive le	earning		cie	nm
		f Thinking	ed Proficiency	ed Attainment
Course Learning Outcomes (CLO):	At the end of this course, learners will be able to:	Level of	Expected	Expected
CLO-1 : Demonstrate funda	mental understanding of the history of artificial intelligence and its	3	80	70

4	n	-	7	Pro	ogra	m Le	arni	ng C	Outc	ome	s (P	LO)			
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	Fundamental Knowledge	Application of Concepts	Link with Related Disciplines	Procedural Knowledge	Skills in Specialization	Ability to Utilize Knowledge	Skills in Modeling	Analyze, Interpret Data	Investigative Skills	Problem Solving Skills	Communication Skills	Analytical Skills	ICT Skills	Professional Behavior	Life Long Learning
	L	Н	-	Н	L	-	3.5	=	L	L	17.0	Н	-	-	17-17