Experiment No: 2: Construction of Bipolare Transistore Lyie Grate.

Introduction: A bipolar transistor is a three terminal semiconductor device. Under the control of one of the terminals, called the base, current can flow selectively from the collectors terminal of the emilter terminal.


Of the emilter terminal.

NPN Transistor.

Fig 2.1: Bipolar Junction transistor circuit symbols.
In this expersionent we examine how to build
logic gates from bipolar transistor using the
RTL, DTL and TTL deg design

Theory and Mathodology & Registor-Transitor Logic (RTL) is a (RTL) is a Registor Transistor Logic (RTL) is a large step sourced Diode Logic (DL). Basically, large step sourced Diode Logic (DL). Basically, RTL replaces the diode switch with a transistor RTL replaces the diode switch with a transistor switch. If a +5v signal (logic 1) is applied to switch. If a +5v signal (logic 1) is applied to switch. If a +5v signal (logic 1) is applied to switch of the dransistor, the transistor the base of the dransistor, the transistor


If the imput is grounded, the transistor is off and the output signal is allowed to rise to +5 volts. In this way, the transistor not only invents the logic sense of the signal, but it also ensures that the output voltage will always be a valid logic level under all circumstances. Because of this, RTL circuits can be carcaded indefinitely, where DL circuits can can not be carcaded realiably at all.



Diode-Transintor Logic (DTL): Diode tourniston Logic (DTL) is a class of digital circuits built from bipolar junction transiston (BJT), diodes from bipolar junction transiston (BJT), diodes and registors; it is the direct anceston of transistons transiston Logic (TTL).

DTL offers better moise margins and greater fan outs than RTL, but suffers from low speed.


PTL allows the construction of NOR gate carily, but NAND gaters are relatively more difficult to get from RTL. DTL, however, allows the construction of simple NAND gates from a single dram-diston, with the help of several diodes and registers.



Transiston-Transistor Logic of He earn think of a bipolor transistor as two diodes placed very a bipolor transistor as two diodes placed very close together, with the point between the diote close together, with the point between the diote being the transistor base. Thus, we can use being the transistor in place of diodes to obtain dogic gates transistor in place of diodes to obtain dogic gates that can be implemented with transistors that can be implemented with transistors and remistors only: this is called transistor and remistor logic (TTL).

one problem that DTL doesn't solve its low speed, especially when the transistor is being turemed off. Turning off a saturated transistor

in a DTL gate requirer it to first pass through the active region before going into cut-off. cutt off, however, will not be reached until the Mond change in its bas has been remared The dissipation of the base charge taken time it there is no available path from the base to ground. This is why some DTL circuits have a base remistor that is tied to ground but even this requires some trade-offs. Another problem with hurning off the DTL output transition in the fact that the effective capacitance of the output need to charge up through Rc before the output rollage raises to the timal logic '1' lad whic also consumes a relatively longe amount of time. TTL, however, notres the speed problem of 10-12 elegantly






Fig 2.5: TTL governter

Fig 2.6: 2- input TTL NOR gate.

Block Diagrams:




Fig 1: 2 Input DTL NAND Block Diagram.




Fig 2: 4 Input RTL OR Block Diagram.




Fig 3: 4 Input TTL OR Block Diagram.




Fig 4: 2 Input TTL NAND Block Diagram.




Fig 5: 2 Input TTL NOR Block Diagram.

Graphs:




Fig 6: 2 Input DTL NAND Graph.




Fig 7: 4 Input RTL OR Graph.




Fig 8: 4 Input TTL OR Graph.




Fig 9: 2 Input TTL NAND Graph.




Fig 10: 2 Input TTL NOR Graph.

Truth Tables:




Fig 11: 2 Input DTL NAND Truth Table.




Fig 12: 2 Input RTL OR Truth Table.




Fig 13: 4 Input TTL OR Truth Table.




Fig 14: 2 Input TTL NAND Truth Table.




Fig 15: 2 Input TTL NOR Truth Table.