
Title : Constauction of MOSFET Logic Graters.

Introduction;

They may be enhancement or depletion mode, and they may be n-channel or p-channel for this application we are only interested in n-channel enhancement mode montets, and there will be the only emes talked about from now and there will be the only emes talked about from now on. There are also logic - level montets and normal on. There are also logic - level montets and normal on the care also logic - between there is the voltage mostets. The only difference between these is the voltage.



Unlike bipolars transinstors that ever basically current briven device. If no possitive voltage is applied between gate and source the mostet is always pen conducting. If we amd source the mostet is always pen conducting. If we apply a possitive voltage USOs to the gate well set up an apply a possitive voltage uses the rest of the transistors electric field between it and the rest of the tholes inside the electronic. The positive gate voltage will push away the sholes inside the positive gate voltage will push away the sholes. The positive gate voltage the source and drain electrodes. The positive gate voltage therefore creates a channel in the top kyer of material between oxide and p-Si. As a tresult the size of the channel every made increases with the size of the gate voltage and enhances ore increases the of the gate voltage and enhances ore increases to drain amount of current which can go from source to drain

this is copy this Kind of transistor is called an enhancement mode device. Hence the operation of a p-channel MOSFET is just the opposite of an n-channel MOSFET.

CMOS:

Complementary metal - oxide - semiconductor (CMOS) in a technology too contructing integrated circuits. CMOS otechnology in used in microprocessor, microcontroller, static RAM, and other digital logic circuits. CMOS technology is also used for neveral analog circuits such as image sensors, data conventors, and highly integrated transceivers for many types of communication Frank Wanlass patented CMOS in 1963.

CMOS is also isometimes refferered to as complementary symmetry metal-oxide-semiconductor. The words "complementary rymmetry" refers to the fact that the typical digital design style with cmos users complementary and symmetrical paires of p-type and n-type metal oxide semiconductor field effect transistors fore logic functions.

Two important characteristics of chos devices are high noise immunity and low static power consuptions since one transistor of the pair in always off. the sercies combination draws significant power only momentarily during switching between on and

off states. Consequently, cmos device do not produce as much waste heat as other forms of logic; for example transister - townister Logic (TTL) or NMOS logic, which normally have some standing current even when not changing solute. cmos also allows a high density of logic function on a chip. It was primarily for this reason than cmos became the most used technology ato be implemented in VLS1 chips

Some advantages of CMOS ove TTL are:

- than TTL imputs, because MOSFETs are voltagecontrolled, not current-controlled, devices-
- coider range of power supply voltage than TTL!

 and your range of power supply voltage than TTL!

 Applically 3 to 15 volta versus 4.75 to 5.25 voltator TTL
- e cmos drannintones are smaller in size and provide less power dissipation that NMOS dramsistans,

In this experiment, we will first look at some logic circuit design using NMOS. Then we will implement the same logic circuits using cMOS implement the same logic circuits using cMOS and try to identify the potential design advantages of cMOS over NMOS.

Theory and Methodology:

NMOS Inverter with ohmic/Resintive Load:

OVDD+

iplia RD

VGS=Vi

ONO=Vpp=Vps

Fig. 1: NMOS Inverter with ohmic/Resistive Load.

NMOS Inverter with NMOS Enhancement Transistore load:




Fig. 2: NMOS Invender with NMOS Load.

NMOS NAND Grates Fig. 3: NMOS NAND Grate NMOS NOR Grate: Fig. 4: NMOS NOR Grade. CMOS Inverter : Fig. 5 . CMOS Inventer. CMOS NAND Grate ? Fig. 6: CMOS NAND Grote. CMOS NOR Grote o

Fig. 7: emos nor orate.