
Title: Construction of MOSFET Logic Graters. Introduction:

Technical Info: Mosfets come in four different types. They may be enhancement or depletion made, and they may be n-channel or p-channel for this application we are only interested in n-channel enhancement made monters, and there will be the only ones talked about from now and there will be the only ones talked about from now on. There are also logic - level mosfets and normal on. There are also logic - level mosfets and normal on there is the voltage mosfets. The only difference between these is the voltage mosfets.



Unlike bipolare transistore that are basically current device. If no positive voltage is applied between give and source the mostet is always you - conducting. If we and source the mostet is always you - conducting of we apply a positive voltage uses to the gate well set up an apply a positive voltage will push away the holes inside the electronic The positive gate voltage will push away the holes inside the positive gate voltage will push away the holes inside the positive gate voltage will push away the holes inside the positive gate voltage and attracts the moveable electronic. The positive gate voltage therefore creates a channel in the top byen in n-type region under the source and drain electroles. The positive gate voltage therefore creates a channel in the top byen in material between oxide and p-Si. As a tresult the size of the channel we've made increases with the size of the gate voltage and enhances ore increases the of the gate voltage and enhances ore increases the drain amount of current which can go from source to drain amount of current which can go from source to drain

this is only this Kind of transister is called an enhancement mode device. Hence the operation of a p-channel MOSFET is just the opposite of an n-channel MOSFET.

CMOS:

Complementary metal - oxide - semiconductor (CMOS) in a technology for contructing integrated circuits-CMOS dechnology in used in microprocessors, microcontroller, static RAM, and other digital logic circuits. CMOS technology is also used for several analog circuits ruch as image sensors, data converters, and highly integrated transceivers for many types of communication. Frank Wantass patented CMOS in 1963.

CMOS is also sometimes refferered to as complementary symmetry metal-oxide-semiconductor. The words "complementary - symmetry" refer to the fact that the typical digital design style with cmos users complementary and symmetrical pairs of p-type and n-type metal oxide semiconductor field effect transistors fore logic functions.

Two important characteristics of cross devices are high noise immunity and low static power consuption. Since one transmister of the pair is always off, the sercies combination draws significant power only momentarily during switching between on and

off states: Consequently, cmos device do not produce as much waste heat as other forms of logic, for example Isamsister - Isamsister Logic (TTL) or NMOS logic, which norrowally have some standing current even when not changing state, cmos also allows a high density of logic function on a chip of was primarily for this reason than cmos became the smoot used technology ato be implemented in VLSI chip

Some advantagers of CMOS ove TTL are:

than TTL inputs, because MOSFETs are voltagecontrolled, not current-controlled, devices-

conder range of power supply voltage than TTL!

avider range of power supply voltage than TTL!

Typically 3 to 15 volta versus 4.75 to 5.25 voltator TTL

Applically 3 to 15 volta versus 4.75 to 5.25 voltator TTL

provide lens powers dissipation that NMOS transistans,

In this experiment, we will first look at some logic circuit design using NMOS. Then we will amplement the same alogic circuits using c MOS implement the same alogic circuits using c MOS and try to identify the potential design advantages of c MOS over NMOS.

Theory and Methodology:

MMOS Inverter with ohmic/Resintive Load:




Fig. 1: NMOS Inventer with ohmic/ Resistive Load.

NMOS Inverter with NMOS Enhancement Transistore load;




Fig. 2: NMOS Invender with NMOS Load.

NMOS NAND Gates




Fig. 3: NMOS NAND Grate

NMOS NOR Gode:




Fig. 4: NMOS NOR Grade.

CMOS Inventer o




Fig. 5 . CMOS Inventer.

CMOS NAND Grate ?




Fig. 6: CMOS NAND Grate.

CMOS NOR Grate :








Fig. 7: CMOS NOR Grate.

BLOCK DIAGRAM:















Figure.6: CMOS NAND Gate Block Diagram


18-36363-1_fig6_Block_Diagram *





Graph:

















Truth Table:

