

EIE2211 Logic Design Cluesheet

bin/hex → dec

$$\begin{array}{r} 23, 375 \\ \downarrow \quad \downarrow \\ 2 | 23 \quad 1 \uparrow 2 | 375 \quad 0 \\ 2 | 11 \quad 2 | 75 \\ 2 | 5 \quad 2 | 75 \\ 2 | 2 \quad 2 | 5 \quad 1 \\ 1 \end{array}$$

Unsigned int

Signed int ~ magnitude
int ~ 1's complement
~ 2's complement
100-num or 1's +1

dec { 84, 2, 1 (BCD) common
digit Excess 3: 8, 4, 2, 1 (+3)
0-9 8, 4, 2, -1: 2, 1 → 0 → common
Gray = 8, 4 to 1, -2, 1 to E to 1
= common ⊕ common >> 1

ASCII (7 bits) 94 printable (32-125) 34 non-printable (control) (0-31/126, 127)

48 57 64 65 75 85 90 96 97

... 0 1 2 3 4 ... 9 ... @ ABC ... T ... YZ ... abc ...

Unicode → 65536

Boolean Algebra

$$\begin{aligned} A + (BC) &= (A+B)(A+C) \text{ distributive law} \\ AB + \bar{A}C + BC &= AB + \bar{A}C \quad \text{consensus law} \\ (A+B)(\bar{A}+C)(B+C) &= (A+B)(\bar{A}+C) \end{aligned}$$

$$\begin{aligned} X \text{OR} &= XNAND = A\bar{B} + \bar{A}\bar{B} \\ X \text{AND} &= XNOR = A\bar{B} + \bar{A}\bar{B} \\ \text{Buffer } \rightarrow & \text{ increase the speed} \end{aligned}$$

$$\begin{aligned} A_1 \oplus A_2 \oplus \dots \oplus A_{2n+1} &= A_1 \oplus A_2 \oplus \dots \oplus A_{2n+1} \\ A_1 \oplus A_2 \oplus \dots \oplus A_{2n} &= A_1 \oplus A_2 \oplus \dots \oplus A_{2n} \end{aligned}$$

Minterm $X \bar{Y} Z \bar{X}: 0 \quad X: 1$

Maxterm $X+Y+Z \quad X: 1 \quad \bar{X}: 0$

$$F(A, B, \dots) = \sum_m () \quad \sum_m ()$$

cost

① literal cost

② gate input cost

$$\begin{array}{c} G \\ \vdots \\ GN \end{array}$$

K-map

Prime implicant = maximum possible

Essential prime implicant = the only that contain a term

$$\begin{array}{l} \text{Base: Hex: For } 0 \rightarrow X \text{ To } F/F/B/F/F \quad \text{not: } (4) \\ \text{Step 1/2/4: } X=8 \text{ and } 1 \rightarrow A: X \text{ and } 1 \rightarrow D: 1 \rightarrow 2 \rightarrow 4 \rightarrow 8 \\ X=2 \text{ and } 1 \rightarrow C: X \text{ and } 1 \rightarrow D: \text{exp} \quad \text{Next } Z=2Y=4X \end{array}$$

Functions/Functional Blocks {SSI circuits} parts in
those useful in design {MSI ~} {VLSI circuits}
nowadays


Decoders, Encoders, Mux>Selecting), Demux
74138 ↓

$$EN_1, EN_2, EN_3 = \begin{cases} 100: Y_{CBQ}=0, \text{ other } Ys=1 \\ \text{else: all } Ys=1 \end{cases}$$

Iterative combinational circuits
cell → subfunction block

Iterative array → array of interconnected cells


e.g. 1D array



Binary Adder

$$\begin{aligned} S_n &= A_n \oplus B_n & (\text{sum}) \\ C_{n+1} &= A_n B_n & (\text{carry}) \\ P_n &= A_n \oplus B_n & \text{propagator} \\ G_n &= A_n B_n & \text{generator} \\ C_n &= G_n + P_n C_{n-1} & \text{sol.} \end{aligned}$$

Ripple Carry Adder




Carry Lookahead Adder (CLA):


$$\begin{aligned} C_{n+1} &= G_n + P_n C_n \quad \text{need to wait} \\ &= G_n + P_n (G_{n-1} + P_{n-1} C_{n-1}) \\ &= G_n + P_n (G_{n-1} + P_{n-1} (G_{n-2} + P_{n-2} C_{n-2})) \\ &= \sum_{i=0}^n [G_i \prod_{j=i+1}^n (P_j)] + C_0 \prod_{i=0}^n (P_i) \end{aligned}$$

$$\text{Overflow OF} = \underbrace{(A_{n-1} \odot B_{n-1})}_{\text{same sign?}} \underbrace{(C_n \oplus C_{n-1})}_{\text{sign bit changed?}}$$

Subtractor $A - B$



Multiplication $A \times B$



{ Incrementing
Decrementing
Multiply by const
Div by const
Zero fill and exten

Sequential circuits = combinational + storage elements

{ Synchronous: Discrete

{ Asynchronous: Continuous


SR-latch S $\rightarrow \bar{Q}$ normal=0

nor S $\rightarrow Q$ input=1 \rightarrow then $S=R=1: Q=\bar{Q}=0$

nand S $\rightarrow Q$ normal=1 $\rightarrow S=R=0: Q=\bar{Q}=1$

then $S=R=1: Q=\bar{Q}=1$

D latch (transparent ~) Trigger: change in



value on input \Rightarrow latch switches (as long as CLK=1)

Latch-timing problem 1's catching problem

input(S/R) influence by noise \Rightarrow wrong set

Jlsl. S-R Master-Slave FF


neg. edge triggered

\circ : neg/pos \triangleright : edge/level

D flip-flop (= master-slave D FF) \rightarrow (neg. edge)

Direct input = FF with set/reset
(At powerup/reset, asynchronously) e.g. \rightarrow $\overline{S} \overline{R} \overline{C} \overline{P_R}$


J-K FF



For a seq. circuit

Output = $f(\text{input, present state})$

Next state = $f(\text{input, present state})$



Common logic design (K-map & D-FF)

Unused state \Rightarrow don't care
Practical (e.g. powerup, noise): no dead loop

{ XY in f_z, f_w = mealy model /
State input/output (no output \Rightarrow no /')/
State/Output
X, Y not in f_z, f_w = moore model (input \rightarrow

Application = Sequence recognizer, register,

counter { Ripple counter \rightarrow CLK → D Q Q-bar



problem: slow to prop.
Syn. counter: $A_n(t+1) = A_n \oplus \prod_{i=0}^{n-1} (A_i)$ or $T_n = \prod_{i=0}^{n-1} (A_i)$

Down ctrn (syn): $A_n(t+1) = A_n \oplus \prod_{i=0}^{n-1} (\bar{A}_i)$ or $T_n = \prod_{i=0}^{n-1} (\bar{A}_i)$

Up/down ctrn for D-FF for T-FF or JK FF

Parallel load ctrn: $A_n = I_n$ (load init value) when LD=1

Ctrn with arbitrary seq.: common counter + combinational logic or redesign seq.



= Assign/connect vector(=) <= vector(=), vector <= 'val'(1: when part)
not and nand or
nor xor xor
conditional value (combinational): when else

Memory: collection of storage cells

RAM { volatile Address = identifier

ROM { non-volatile

Data bit

bit size: 8b = 1B

Word typical unit

operations 1B, 2B, 4B...




read = Place addrs, wait for stable data

write = Place addrs & data, toggle write control line

type RAM

Static (latch) B → D → S → D → C


Dynamic (on-H) B → select → very small (leak charges) C → refreshing!



Syn DRAM = syn registers on Addr in, Data in, Data out
Col addr entr: [colAddr, colAddr + burst - 1]

Double Data Rate SDRAM = Transfer on both CLK edge.

RAMBUS DRAM = packet based bus (syn, transfer on both edge)
4 CLK pkt × 2 Transf/CLK 12b 20b 64b/72b ECC



Digital Logic Sys

↓ process control & data processing


Processing Unit

↓ fabricated in a single IC


Microprocessor cheap, low-power than CPU

↓ with mem, IO in one chip

Microcontroller (simple computer)



Control Unit (Controller)
direct instruc & data flow
IR → Decoder → control signal
Data path
Data transfer & processing operation



Statement Nxt state Logic
Out Logic
Fetch each stage
Decode Execute ≥ 1 CLK

Instruction Set Archi

Instruction set

word size

mem addr mode

addr & data format

Reduced IS Computing


simp, basic op, IS

fast, reliable, more space

Complex IS C complex IS

multi op in one instr

slow run, fast coding



Addr mode
Mo = 0: Direct Addr
LOAD Dest[Mo] X
ADDR = Mo
Mo = 1: Relative Addr
LOAD Dest[Mo] off
Mo = Register Indirect
LOAD Dest/Mo Src

Status Bit (Zero, Negative)
ADD(I)
SUBR(I)
AND/OR
SLR

NOP

No operation

LOAD RD

RD ← M[PC+I] (Mo=0)

RD off

RD ← M[PC+off] (Mo=1)

STORE RD

M[PC+I] ← RD

RD off

M[PC+off] ← RD

ADDR RD, RS1, RS2

RD ← RS1 + RS2 (Z,N)

ADDI RD, RS1, IMM

RD ← RS1 + IMM (Z,N)

SUBR RD, RS1, RS2

RD ← RS1 - RS2 (Z,N)

SUBI RD, RS1, IMM

RD ← RS1 - IMM (Z,N)

AND RD, RS1, RS2

RD ← RS1 AND RS2 (Z,N)

OR RD, RS1, RS2

RD ← RS1 OR RS2 (Z,N)

SLR RD, RS, Mode

RD ← RS << (Mo) (Z,N)

JZ off

IF Z=1, PC = PC + off

JN off

IF N=1, PC = PC + off

JRZ RD off

IF RD=0, PC = PC + off

JUMP off

PC = PC + off off=0 ⇒ stop