
A Bus 7..0B
B Bus 7..0B
J41
J39
J40
LN Bus 15..0B
Register A
Comparator
Register B
Adder and Substractor
Flag Register
Flag Register
Barrel Shift Register
Distance for Benjamin
Incrementor
Register C
Bitwise XOR
Bitwise AND
Bitwise OR
Bitwise NOT
Binary NOT
Binary OR
Binary AND
Binary XOR
ADR Bus 15..0B
DATA Bus 7..0B
CMD Bus 7..0B
ALU Module
David x Lucy
Ulysses Corp
Metpo 2033
NGNL S2
OIDA Fuchs
J17
J15
J8
J10
J12
J14
J1
J3
J5
PCB developed by Simon Schmidtgrabner
Schematic by Florian Silberbauer & Simon Schmidtgrabner
with help from POER & BREB
2025/26


PCB developed by Simon Schmidtgrabner
Schematic by Florian Silberbauer & Simon Schmidtgrabner
with help from POER & BREB
2025/26
ADR FLASH
CMD DAT FLASH
ADR
CMD/DAT
RAM
Actions speak louder than words
J25
J27
J29
J31
J36
J35
Memory Module


A1 A0
0 0 8Mhz
0 1 Button Clock
1 0 555 1- 100Hz
1 1 4Mhz
CLK State
A1
A0
ON
OFF
555 Clock
Button Clock
CLEAR
Pierce Oscillator
Control Module
Programme Counter
DATA Bus to Address Bus
J24
J18
J20
J22
PCB developed by Simon Schmidtgrabner
Schematic by Florian Silberbauer & Simon Schmidtgrabner
with help from POER & BREB
2025/26


J34
J32
DATA OUTPUT 7..0B
DATA INPUT 7..0B
The Boys
S2
IN Value Accept
S3
S4
S5
S6
S7
S8
S9
S10
iNPUT/OUTPUT Module
PCB developed by Simon Schmidtgrabner
Schematic by Florian Silberbauer & Simon Schmidtgrabner
with help from POER & BREB
2025/26