PCB developed by Simon Schmidtgrabner
Schematic by Florian Silberbauer & Simon Schmidtgrabner
with help from POER & BREB
2025/26

A Bus 7..0B

B Bus 7..0B

LN Bus 15..0B

ADR Bus 15..0B

DATA Bus 7..0B

CMD Bus 7..0B

Register A

Register B

Comparator

Flag Register

Barrel Shift Register

Distance for Barrel Shift

Incrementor

Bitwise XOR Register C

Binary XOR Binary AND Binary OR Binary NOT

Bitwise AND

Bitwise OR

Bitwise NOT

ALU Module

ADR FLASH

CMD DAT FLASH

ADR

CMD/DAT

Memory Module

Control Module

Programme Counter

555 Clock

Button Clock

Pierce Oscillator

CLEAR

DATA Bus to Address Bus

DATA INPUT 7..0B

DATA OUTPUT 7..0B

IN Value Accept

INPUT/OUTPUT Module

Ulysses Corp

Метро 2033

David x Lucy

Actions speak louder than words

The Boys

NGNL S2

OHDA Fuchs

ENDERIG

FTB

RIP

A1	A0	
0	0	8Mhz
0	1	Button Clock
1	0	555 1- 100Hz
1	1	4Mhz