PCB developed by Simon Schmidtgrabner
Schematic by Florian Silberbauer & Simon Schmidtgrabner
with help from POER & BREB
2025/26

A Bus 7..0B

B Bus 7..0B

LN Bus 15..0B

ADR Bus 15..0B

DATA Bus 7..0B

CMD Bus 7..0B

Register A

Register B

Comparator

Flag Register

Barrel Shift Register

Distance for Bshift

Incrementor

Bitwise XOR

Bitwise AND

Bitwise OR

Binary NOT

Binary OR

Binary AND

Binary XOR

ALU Module

Memory Module

ADR FLASH

CMD DAT FLASH

ADR

CMD/DAT

RAM

Actions speak louder than words

Control Module

Programme Counter

555 Clock

Button Clock

Pierce Oscillator

CLK State

A1	A0	
0	0	8Mhz
0	1	555 1– 100Hz
1	0	Button Clock
1	1	4Mhz

CLEAR

DATA Bus to Address Bus

DATA OUTPUT 7..0B

DATA INPUT 7..0B

IN Value Accept

INPUT/OUTPUT Module

Ulysses Corp

OHDA Fuchs

David x Lucy

The Boys

Метро 2033

Actions speak louder than words

PCB developed by Simon Schmidtgrabner
Schematic by Florian Silberbauer & Simon Schmidtgrabner
with help from POER & BREB
2025/26