
DAY-52 #100DAYSOFRTL

PROBLEM STATEMENT:--

 For each bit in an 8-bit vector, detect when the input signal changes from one clock cycle to the next (detect any edge).
 The output bit should be set the cycle after a 0 to 1 transition occurs.

Here are some examples. For clarity, in[1] and anyedge[1] are shown separately



Write your solution here

```
[Load a previous submission] V Load
  1 module top_module (
       input clk,
       input [7:0] in,
       output [7:0] anyedge
  5);
  6
       reg [7:0]intermediate;
       always @ (posedge clk) begin
  g
           intermediate <= in;
 10
                         <= intermediate ^ in;
           anyedge
        end
 12 endmodule
Upload a source file... ▼
```

Status: Success!

You have solved 84 problems. See my progress...

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (o = correct, 1 = incorrect).

