

DAY-43

#100DAYSOFRTL

PROBLEM STATEMENT:--

1. A D flip-flop is a circuit that stores a bit and is updated periodically, at the (usually) positive edge of a clock signal. Create a single D flip-flop.

Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input clk,      // Clocks are used in sequential circuits  
3     input d,  
4     output reg q );  
5  
6     always@(posedge clk)  
7     begin  
8         q<=d;  
9     end  
10  
11 endmodule  
12
```

Submit

Submit (new window)

Upload a source file... ▾


Status: Success!

You have solved 69 problems. [See my progress...](#)

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

Positive-edge triggered DFF



2. Create 8 D flip-flops. All DFFs should be triggered by the positive edge of `clk`.

Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input clk,  
3     input [7:0] d,  
4     output [7:0] q  
5 );  
6  
7     always@(posedge clk)  
8     begin  
9         q<=d;  
10    end  
11  
12 endmodule  
13
```

Submit

Submit (new window)

Upload a source file... 📎


Status: Success!

You have solved 70 problems. [See my progress...](#)

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

Positive-edge triggered DFF



- ## Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input clk,  
3     input [7:0] d,  
4     output [7:0] q  
5 );  
6  
7     always@(posedge clk)  
8         begin  
9             q<=d;  
10        end  
11  
12 endmodule  
13
```

Submit

Submit (new window)

[Upload a source file...](#) ↕

You have solved 70 problems. [See my progress...](#)

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

Timing diagram for a 16-bit shift register. The diagram shows four signals over 110 clock cycles:

- Inputs:**
 - clk:** A periodic clock signal.
 - d:** Data input sequence: 81, 9, 63, d, 8d, 65, 12, 1, d, 76, 3d, ed, 8c, f9, c6, c5, aa, e5, 77, 12.
- Yous:**
 - q:** Output sequence: 24, 9, d, 65, 1, 76, ed, f9, c5, e5.
- Ref:**
 - q:** Output sequence: 24, 9, d, 65, 1, 76, ed, f9, c5, e5.
- Mismatch:** A signal that remains low throughout the entire duration.

4. Create 8 D flip-flops with active high synchronous reset. The flip-flops must be reset to 0x34 rather than zero. All DFFs should be triggered by the **negative** edge of clk.

Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input clk,  
3     input reset,  
4     input [7:0] d,  
5     output [7:0] q  
6 );  
7  
8     always@(negedge clk)  
9         begin  
10             if(reset)  
11                 q<= 8'h34;  
12  
13             else  
14                 q<=d;  
15  
16         end  
17  
18 endmodule  
19
```


Status: Success!

You have solved 72 problems. [See my progress...](#)

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

Synchronous active-high reset



5. Create 8 D flip-flops with active high asynchronous reset. All DFFs should be triggered by the positive edge of `clk`.

Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input clk,  
3     input areset, // active high asynchronous reset  
4     input [7:0] d,  
5     output [7:0] q  
6 );  
7  
8 always@(posedge clk or posedge areset)  
9     begin  
10        if(areset)  
11            q<=0;  
12  
13        else  
14            q<=d;  
15  
16        end  
17    end  
18 endmodule  
19
```

Status: Success!

You have solved 73 problems. [See my progress...](#)

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The 'Mismatch' trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

Asynchronous active-high reset

