DAY-86 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF PSUEDO BIT RANDOM SEQUENCE GENERATOR.


VERILOG CODE:--

```
1 🖯
         module prbs_gen (rand, clk, reset);
 2
 3
         input clk, reset;
 4
 5
         output rand;
         wire rand;
 6
 7
         reg [3:0] temp;
     O |always @ (posedge reset)
 8 E
 9 E
         begin
      temp <= 4'hf;</pre>
10
11 🗎
     O always @ (posedge clk) begin
12 ⊖
13 🖨
         if (~reset) begin
         temp <= {temp[0]^temp[1],temp[3],temp[2],temp[1]};</pre>
14
15 6
          end
16 🖨
         end
17
      | assign rand = temp[0];
         endmodule
18 🛆
```

TESTBENCH CODE:---

```
1 🖨
        module prbs_gen_tb();
 2 🖯
        reg clk, reset;
 3 ¦
        wire rand;
 4 i
        prbs_gen pr (rand, clk, reset);
 5 ⊖
        initial begin
 6 ⊖ O ¦ forever begin
     O | clk <= 0;
 7
     0
        #5
     0
        clk <= 1;
 9 ¦
     O #5
10
11 | O | clk <= 0;
12 🖨
        end
13 🖒
        end
14 ⊖
        initial begin
15 | O | reset = 1;
     O #12
16
        reset = 0;
     0
17
    0
18 :
        #90
    0
19
        reset = 1;
20 ⊝ ○
        #12
21
     O | reset = 0;
22 🖨
        end
23 ⊖
        initial
24 🖯
25 Smonitor(" Random bit : %b | Reset=%b | Clock=%b", rand, reset, clk);
    →#1000 $finish;
27 🖨
        end
28 🖨
        endmodule
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

