

DAY-5

#100DAYSOFRTL

AIM:--IMPLEMENTATION OF RIPPLE CARRY ADDER IN VERILOG.


VERILOG RTL CODE:--

```
1 module full_adder(a,b,cin,sum,carry);
2
3 input a,b,cin;
4 output sum,carry;
5
6 assign sum=a^b^cin;
7 assign carry=(a&b) | (b&cin) | (cin&a);
8
9 endmodule
10
11 module ripple_carry_adder(input [3:0]a,b,input cin, output [3:0]sum,output c4);
12
13 wire c1,c2,c3;
14
15 full_adder fa0(a[0],b[0],cin,sum[0],c1);
16 full_adder fa1(a[1],b[1],c1,sum[1],c2);
17 full_adder fa2(a[2],b[2],c2,sum[2],c3);
18 full_adder fa3(a[3],b[3],c3,sum[3],c4);
19
20 endmodule
21
```

TESTBENCH CODE:--

```
1 module ripple_carry_adder_tb;
2   reg [3:0] a,b;
3   reg cin;
4   wire [3:0] sum;
5   wire c4;
6
7   ripple_carry_adder dut(a,b,cin,sum,c4);
8
9   initial begin
10    ○ cin = 0;
11    ○ a = 4'b0110;
12    ○ b = 4'b1100;
13    ○ #10
14    ○ a = 4'b1110;
15    ○ b = 4'b1000;
16    ○ #10
17    ○ a = 4'b0111;
18    ○ b = 4'b1110;
19    ○ #10
20    ○ a = 4'b0010;
21    ○ b = 4'b1001;
22    ○ #10
23    ○ → $finish();
24  end
25
26 endmodule
```

WAVEFORM:--



SCHEMATIC:--

