

# DAY-100

## #100DAYSOFRTL

**AIM:---** IMPLEMENTATION OF COMPLETE FSM.


**VERILOG CODE:--**

```
1  module top_module (  
2      input clk,  
3      input reset,  
4      input data,  
5      output reg shift_ena,  
6      output reg counting,  
7      input done_counting,  
8      output reg done,  
9      input ack  
10 );  
11  
12     localparam IDLE = 3'b000;  
13     localparam SHIFT = 3'b001;  
14     localparam COUNT = 3'b010;  
15     localparam DONE = 3'b011;  
16  
17     reg [2:0] state, next_state;  
18     reg [2:0] bit_count;  
19     reg [3:0] shift_reg;  
20     always @(posedge clk) begin  
21         if (reset) begin  
22             state <= IDLE;  
23             bit_count <= 0;  
24             shift_reg <= 0;  
25         end else begin  
26             state <= next_state;  
27  
28             if (state == IDLE) begin  
29                 shift_reg <= {shift_reg[2:0], data};  
30             end  
31  
32             // Increment bit count in SHIFT state
```

## TESTBENCH CODE:---

```
1  module tb_top_module();
2
3      reg clk;
4      reg reset;
5      reg data;
6      reg done_counting;
7      reg ack;
8      wire shift_ena;
9      wire counting;
10     wire done;
11
12     top_module uut (
13         .clk(clk),
14         .reset(reset),
15         .data(data),
16         .shift_ena(shift_ena),
17         .counting(counting),
18         .done_counting(done_counting),
19         .done(done),
20         .ack(ack)
21     );
22
23     initial begin
24         clk = 0;
25         forever #5 clk = ~clk;
26     end
27
28     initial begin
29         reset = 1;
30         data = 0;
31         done_counting = 0;
```

## WAVEFORM:-----



## SCHEMATIC BLOCK :-----

