## DAY-78 #100DAYSOFRTL

# **AIM:---** IMPLEMENTATION OF BIDIRECTIONAL SHIFT REGISTER .

#### **VERILOG CODE:--**

```
module bidirectional_reg(input clk,rst,en,direction,d_in, output reg[3:0]d_out);
3 🖯 🔘 ¦ always@(posedge clk)
4 😓
5 🖯 O
          if(rst)
     0
           d out <= 0;
          else
8 😓 O
           if(en)
9 🖨
            begin
10 🖟 🔘
             case(direction)
11 0
              0 : d_out <= {d_in,d_out[3:1]};
12 O
13 O
              1 : d out <= {d out[2:0], d in};
              default d_out <= d_out;</pre>
14 🖨
              endcase
15 🖨
16
             else
17 🖨 🔾
               d_out <= d_out;
18 🖒
            end
19 🖨
         endmodule
20
```

#### **TESTBENCH CODE:---**

```
1 🔅
        module bidirectional_shift_reg_tb();
 2
         reg clk, rst, en, direction, d in;
 3
         wire [3:0]d out;
        ///Instantiation
        bidirectional_reg BSR(clk,rst,en,direction,d_in,d_out);
        ///clock Initialization
8
9 🕀
        initial...
15
16
       ///Initialization
        task initialize();...
17 🕀
20
        ////reset
21 :
22 🖨
        task reset();
23 🖨
        begin
     0
24
         @(negedge clk)
     0
25
         rst = 1'b1;
     0
         @(negedge clk)
     0
27 !
         rst = 1'b0;
28 🛆
         end
29 🖨
        endtask
30
31
        ////stimulus generation
32 🖯
        initial
        begin...
33 🕀
     O initial #110 $finish;
57 🖨
        endmodule
58
```

#### WAVEFORM:----



### **SCHEMATIC BLOCK:-----**

