
DAY-93 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF FINITE STATE MACHINE




VERILOG CODE:--

```
1 
module top module(
2
        input clk,
3
        input areset,
        input in,
       output out
      );
7
8
       parameter A=0, B=1;
9
        reg state, next_state;
10
11 ⊖
       always @(*) begin
12 🗇
            case (state)
13
                A : next state = (in == 1) ? A : B;
14
                B : next state = (in == 1) ? B : A;
15 🛆
             endcase
16 🖨
        end
17 !
18 🗇
       always @(posedge clk, posedge areset) begin
19 🖨
            if(areset) state <= B;
20 🗇
            else state <= next state;
21 🖨
         end
22
23
        assign out = (state == B);
24
25 🖨 endmodule
```

TESTBENCH CODE:---

```
1 @ module top_module_tb;
       reg clk;
      reg areset;
reg in;
wire out;
      top_module uut (
         .clk(clk).
        .areset(areset),
       .in(in),
 11
 12
         .out(out)
 13
 14
 15
 16 always begin
       #5 clk = ~clk;
 IR d end
 IB :
 20 @ initial begin...
 44 initial begin
        Smonitor("Time: %Od, clk: %b, areset: %b, in: %b, state: %b, out: %b", $time, clk, areset, in, uut.state, out);
 46 end
46 @ endmodule
45
50
51
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

