DAY-87 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF SIMPLE REGISTER.


VERILOG CODE:--

```
module simple_register #(parameter N=5)(clk,D,Q);
 1 🔅
 2 ⊖
      input clk;
       input [N-1:0]D;
       output [N-1:0] Q;
       reg [N-1:0]q_next,q_reg;
 7 :
 8 🖯 🔘 always@(posedge clk)
9 🖨
       begin
11 🖯
       end
12
13 🖯 O always@(D)
14 ⊖
       begin
15 | O | q_next = D;
16 🖨
      end
17
18 | O assign Q = q_reg;
19 🖨
      endmodule
```

TESTBENCH CODE:---

```
1 🔅
        module simple_register_TB();
 2 🖯
        localparam N = 3;
 3 ¦
        reg clk;
        reg [N-1:0]D;
 5 !
        wire [N-1:0] Q;
 6
 7 :
       integer value;
        simple_register #(N)dut(clk,D,Q);
9
10
11 ⊖
        initial begin
12 | O | clk = 0;
13 \(\hat{\text{\text{o}}}\) of \(\text{forever $\psi$ clk = $\pi$ clk; end
14 !
15 🖯
        initial begin
16 $monitor("D=%b ---> Q=%b",D,Q);
17 🖯
       end
18
19 🖯
        initial begin
20 □ ○ ;
            for(value = 0; value < 8; value = value + 1)
21 🖯
           begin
22 0
                D = value;
    0
23 :
                #10;
24 🖨
           end
26 🖯
        end
27 🖨
        endmodule
28
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

