DAY-42 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF T FLIP-FLOP.

VERILOG CODE:--

```
module tff(clk,t,q);
       input clk,t;
       output reg q;
5
 6 (posedge clk)
7 ♥ O begin
8 □ O | if (t==0)
9 | O | q=q;
10
11 O else
12 A
       q=(~q);
13 |
14 🖯
        end
        endmodule
15 A
```

TESTBENCH CODE:--

```
1 🖨
       module tff_tb();
 2 !
3 ¦
      reg clk,t;
       wire q;
5
       tff dut (clk,t,q);
6
       |always #5 clk=~clk;
9
10 initial
11 ♥ begin
12
       clk=0;t=0;
13
14
15 #10 clk=1;
16
17 ¦
       #10 t=0;
18
       #10 t=1;
19 i
20 Sfinish;
21
22 🖨 end
       endmodule
23 🗇
```

WAVEFORM:--



SCHEMATIC:--

