DAY-96 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF MEALY MACHINE.


VERILOG CODE:--

```
module top module (
            input clk,
            input aresetn,
            input x,
            output z );
           parameter S0=2'b00, S1=2'b01, S2=2'b10;
            reg [1:0] state, next_state;
9
10 🖯
           always @(*) begin
11 □ ○
               case (state)
    0
12
                    S0: next state = x ? S1:S0;
     0
13
                   S1: next state = x ? S1:S2;
    0
14 !
                    S2: next state = x ? S1:S0;
    0
15
                    default: next_state = S0;
16 🖒 🔘
                endcase
17 🗀
            end
18
19 🖨
            always @(posedge clk, negedge aresetn) begin
20 |
                state <= (aresetn==0) ? S0:next state ;
21 🖒 🔘
            end
22
23 !
            assign z = (state==s2 \&\& x==1);
24
25 🖨
        endmodule
     \circ
```

TESTBENCH CODE:---

```
1 🔅
         module tb top module;
2
 3
              reg clk;
 4
              reg aresetn;
 5
              reg x;
 6
 7
              wire z;
8
 9
              top module uut (
10
                  .clk(clk),
11
                  .aresetn (aresetn),
12
                  .x(x),
13
                  .z(z)
              );
14
15
              always #5 clk = ~clk;
16
17
             initial begin
18 🖨
      0
19
                  clk = 0;
20
                  aresetn = 0;
21
                  x = 0;
22
      0
                  #7 aresetn = 1;
23
      0
24
25
26
                  #10 x = 1;
27
                  #10 x = 0;
28
                  #10 x = 1;
                  #10 x = 1;
29
                  #10 x = 0;
30
      0
31
                  #10 x = 1;
                   #10 v = 0.
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

