

DAY-15

#100DAYSOFRTL

AIM:--IMPLEMENTATION OF 2:4 DECODER


VERILOG CODE:--

```
1 module decoder24_behaviour(en,a,b,y);
2 input en,a,b;
3 output reg [3:0]y;
4
5 always @(en,a,b)
6 begin
7     if(en==0)
8     begin
9         if(a==1'b0 & b==1'b0) y=4'b1110;
10        else if(a==1'b0 & b==1'b1) y=4'b1101;
11        else if(a==1'b1 & b==1'b0) y=4'b1011;
12        else if(a==1 & b==1) y=4'b0111;
13        else y=4'bxxxx;
14    end
15    else
16        y=4'b1111;
17    end
18 endmodule
```

TESTBENCH CODE:--

```
1 module tb;
2 reg a,b,en;
3 wire [3:0]y;
4
5
6 decoder24_behaviour dut(en,a,b,y);
7
8 initial
9 begin
10
11 en=1;a=1'b0;b=1'b0;#5
12 en=0;a=0;b=0;#5
13 en=0;a=0;b=1;#5
14 en=0;a=1;b=0;#5
15 en=0;a=1;b=1;#5
16
17
18 $finish;
19 end
20 endmodule
```

WAVEFORM:--



SCHEMATIC:--

