

DAY-44

#100DAYSOFRTL

PROBLEM STATEMENT:--

1. Create 16 D flip-flops. It's sometimes useful to only modify parts of a group of flip-flops. The byte-enable inputs control whether each byte of the 16 registers should be written to on that cycle. `byteena[1]` controls the upper byte `d[15:8]`, while `byteena[0]` controls the lower byte `d[7:0]`.

```
1 module top_module (  
2     input clk,  
3     input resetn,  
4     input [1:0] byteena,  
5     input [15:0] d,  
6     output reg [15:0] q  
7 );  
8  
9     always @(posedge clk) begin  
10         if (!resetn) begin  
11             q <= 16'b0;  
12         end  
13         else  
14             begin  
15                 if (byteena[0])  
16                     begin  
17                         q[7:0] <= d[7:0];  
18                     end  
19  
20                 if (byteena[1])  
21                     begin  
22                         q[15:8] <= d[15:8];  
23                     end  
24             end  
25         end  
26     end  
27 endmodule  
28
```


Status: Success!

You have solved 74 problems. [See my progress...](#)


Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

Synchronous active-low reset




DFF with byte enables



2.

Implement the following circuit:



Note that this is a latch, so a Quartus warning about having inferred a latch is expected.

Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input d,  
3     input ena,  
4     output q);  
5  
6  
7     always@(*)  
8  
9         if(ena)  
10            q<=d;  
11  
12 endmodule  
13
```

Submit

Submit (new window)

Upload a source file... ▾

exams/m2014_q4a — Compile and simulate


Running Quartus synthesis. [Show Quartus messages...](#)

Running ModelSim simulation. [Show Modelsim messages...](#)

Status: Success!

You have solved 75 problems. [See my progress...](#)

3. Implement the following circuit:



Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input clk,  
3     input d,  
4     input ar,    // asynchronous reset  
5     output q);  
6  
7     always@(posedge clk or posedge ar)  
8     begin  
9         if(ar)  
10            q<=0;  
11        else  
12            q<=d;  
13    end  
14 end  
15 endmodule  
16
```

Submit

Submit (new window)

Upload a source file... 📎

exams/m2014_q4b — Compile and simulate

Running Quartus synthesis. [Show Quartus messages...](#)

Running ModelSim simulation. [Show Modelsim messages...](#)

Status: Success!

You have solved 76 problems. [See my progress...](#)