DAY-80 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF MINORITY DECTOR.


VERILOG CODE:--

```
1 😓
        module minority_detector(A,B,C,detector);
 2 🖯
        input A, B, C;
 3 ¦
        output detector;
 4 1
        wire W1, W2, W3;
 5 !
6 | O | assign W1 = A&B;
O assign W3 = C&A;
8 !
 9
10 | O | assign detector = ~(W1|W2|W3);
11
12
13 🖨
        endmodule
```

TESTBENCH CODE:---

```
1 🖯
        module min_dect_tb();
 2 ⊖
        reg A,B,C;
 3 ¦
         wire detector;
        integer i;
         ///Instantiation
 6
        minority_detector MJ(A,B,C,detector);
8
        ///Initialization
10 🖨
         initial
11 \bigcirc \bigcirc \ \ | \{A,B,C\} = 0;
12
13
         ///stimulus Generation
         initial
14 🖯
15 🖯
         begin
16 ♥ ○ for(i=0; i<8; i=i+1)
17 ⊖
            begin
    0
18 :
              {A,B,C} = i;
19 i
              #10;
20 🗇
              end
21 🖒
          end
22 ○→ initial #80 $finish;
23 🗀
         endmodule
24
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

