DAY-8 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF 4-BIT GREY TO BINARY CODE GENERATOR.


VERILOG RTL CODE:--

```
module gr_to_bin(
           input [3:0] g,
           output reg [3:0] b
4
        );
6 🖯 🔘 ¦
          always @* begin
              b[0] = g[0] ^ b[1];
              b[1] = b[2] ^ g[1];
    0
              b[2] = b[3] ^ b[2];
10
              b[3] = g[3];
11 🖯
           end
12
13 🖨
        endmodule
14
```

TESTBENCH CODE:--

```
1 🖨
        module gr to bin tb;
                wire [3:0]b;
 2
 3
                reg [3:0]g;
 4
                gr_to_bin_dut (b,g);
 5
 6
 7 😑
                initial begin
                g=4'b0000;
 8
                #10 g=4'b0001;
9
                #10
                     g=4'b0010;
10
                #10
                     q=4'b0011;
11
12
                #10
                     g=4'b0100;
13
                #10
                     q=4'b0101;
14
                #10 q=4'b0110;
15
                #10
                     g=4'b0111;
16
                #10 q=4'b1000;
17
                #10
                     g=4'b1001;
18
                #10
                     g=4'b1010;
     0
19
                #10
                     g=4'b1011;
20
                #10
                     g=4'b1100;
     0
21
                #10 q=4'b1101;
22
                     g=4'b1110;
                #10
     0
23 !
                #10
                     g=4'b1111;
     0
24 🖨
                end
     O endmodule
25 🖒
     0
```

WAVEFORM:--



SCHEMATIC:--

