# DAY-91 #100DAYSOFRTL

# **AIM:---** IMPLEMENTATION OF FREQUENCY DIVIDER BY ODD NUMBER


#### **VERILOG CODE:--**

```
module clk_div_by_3(
            input clk,
 3
            output clk_out
 4
            reg [1:0] state;
 8 □ ○ ;
           always @(posedge clk) begin
 9 🖯 🔘
               case(state)
     0
10
                    2'b00: state <= 2'b01;
                    2'b01: state <= 2'b10;
11 !
     0
12
                    2'b10: state <= 2'b00;
13
                    default: state <= 2'b00;
14 🖯
                endcase
15 🖨
            end
16
17 ¦ O
            assign clk out = (state == 2'b01);
18
19 🖨
        endmodule
```

## **TESTBENCH CODE:---**

```
1 🔅
        module clk div by 3 tb;
 2 ⊖
 3 ¦
           reg clk;
 4 i
            wire clk_out;
 5 !
 6
           clk_div_by_3 dut(
 7 :
                 .clk(clk),
 8 !
                 .clk_out(clk_out)
 9
           );
10
11
            initial begin
12 🖨
    0
                clk = 0;
13
14 🖯
            end
15 :
16 😓
           always begin
17 | O
               clk = ~clk;
18 ¦ O
                #20;
19 🖨
             end
20 🖯
21 🖒
        endmodule
```

#### WAVEFORM:----



## **SCHEMATIC BLOCK:-----**

