DAY-90 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF FREQUENCY DIVIDER BY EVEN NUMBER


VERILOG CODE:--

```
1 🖨
         module d ff(
             input in,
             input clk,
             input rst,
             output reg q,
            output qbar
            );
            assign qbar=~q;
 9 D O
            always@(posedge clk, posedge rst)
10 🖨
            begin
     0
11 ⊖
                 if (rst)
12
                     q \le 0;
13
                 else
14 A O
                     q <=in;
15 🖒
                 end
16 🖨
         endmodule
17 !
18 🖯
         module freq by2(
19
            input clk, reset,
              output q,qn
20
21
             );
22
23
            wire t;
            d ff d1(t,clk,reset,q,qn);
24
    0
25
            assign t = qn;
26
27 🖒
         endmodule
```

TESTBENCH CODE:---

```
module tb_freq_by2;
2
3
           reg clk;
4
           reg reset;
6
           wire q;
7
           wire qn;
9
          freq_by2 uut (
10
              .clk(clk),
11
              .q(q),
12
              .qn(qn),
13
              .reset(reset)
14
          );
15
16 😓
          initial begin
17
18
             clk = 0;
19
              reset = 1;
20
21 | 0 |
              #10;
22 0
               reset = 0;
23
24
25 🖒 🔾
          end
26 O
27 🖯
          always
28 😓
          begin
29
           clk = ~clk;
30
           #20;
31 🖨
           end
30 i
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

