# DAY-9 #100DAYSOFRTL

**AIM:--IMPLEMENTATION OF 2:1 MUX.** 

#### **VERILOG RTL CODE:---**

```
module mux2(s,i0,i1,y);
       input s, i0, i1;
       output reg y;
5 O always@(*)
6 🖯 begin
8 □ O |if(s)
9 | O |y=i1;
10
11 |
       else
12 \(\hat{O}\) \(\nu=i0\);
13
14
15 🗎 end
16 i
17 (endmodule
```

#### **TESTBENCH CODE:--**

```
1 🖨
         module mux2 tb;
         reg i0, i1, s;
 3
         wire y;
 4
 5
         mux2 dut (s,i0,i1,y);
 6
         initial
         begin
10 🗇
         s=0;i0=0;i1=0;#10;
11 !
         s=0;i0=0;i1=1;#10;
         s=0;i0=1;i1=0;#10;
12
13
         s=0;i0=1;i1=1;#10;
14
15
         s=1;i0=0;i1=0;#10;
         s=1;i0=0;i1=1;#10;
16 🖯
         s=1;i0=1;i1=0;#10;
17
         s=1;i0=1;i1=1;#10;
18
19 i
    Oend
20 🖯
21
     O endmodule
22 🖨
```

## **WAVEFORM:--**



### **SCHEMATIC:--**



