DAY-2 #100DAYSOFRTL

AIM:--implement half adder using Verilog.

RTL CODE:--

```
module ha(input a,b, output sum,carry);

module ha(input a,b, output sum,carry);

assign sum=a^b;

assign carry=a&b;


endmodule

number of the control of the control
```

TESTBENCH:--

```
1 🖯
         module ha_tb();
 2 🖯
       reg a,b;
         wire sum, carry;
 5 ¦
         ha dut(a,b,sum,carry);
        initial begin
8
         a=0;b=0;
10
11
         #10
         a=0;b=1;
12
13 |
14
         #10
         a=1;b=0;
15
16
17
         #10
         a=1;b=1;
18
19
20 🗇
        end
21
22
       endmodule
23 🖯
24
```

WAVEFORM:--



SCHEMATIC:--

