

# DAY-57

## #100DAYSOFRTL

**AIM:--IMPLEMENTATION OF D FLIP-FLOP  
USING JK FLIP-FLOP.**

**VERILOG CODE:--**

```
1 module jk_flipflop( input clk, j, k,output reg q, qbar);
2
3     always @(posedge clk)
4     begin
5         q <= 1;
6         qbar <= 1;
7
8         case ({j, k})
9             2'b00: begin
10                 q <= q;
11                 qbar <= qbar;end
12             2'b01: begin
13                 q <= 1'b0;
14                 qbar <= 1'b1;end
15             2'b10: begin
16                 q <= 1'b1;
17                 qbar <= 1'b0;end
18             2'b11: begin
19                 q <= 1'b0;
20                 qbar <= 1'b1;end
21         endcase
22     end
23 endmodule
24
25 module jk_to_d(input clk,d,output q, qbar);
26     wire j, k;
27     assign j = d;
28     assign k = ~d;
29     jk_flipflop jkff (clk, d, q, qbar);
30 endmodule
```

## TESTBENCH CODE:--

```
1 module sr_to_d_tb();  
2   reg clk,d;  
3   wire q,qbar;  
4  
5   sr_to_d dut (clk,d,q,qbar);  
6  
7   initial  
8   clk=0;  
9  
10  always #5 clk=~clk;  
11  
12  initial begin  
13  
14    #10 d=0;  
15    #10 d=1;  
16    #10 d=1;  
17    #10 d=0;  
18  
19    $finish;  
20  end  
21 endmodule  
22
```

## WAVEFORM:--



## SCHEMATIC:-

