DAY-37 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF SR FLIP-FLOP WITH SYNCHRONOUS RESET.

VERILOG CODE:--

```
1 🖯
         module srff(clk,rst,s,r,q);
 2 🖯
 3
         input clk, rst, s, r;
         output reg q;
 4
 5
 6 | O always@(posedge clk)
        begin
 7
 8
              if (rst)
 9
              q \le 0;
10
11
              else
12
              begin
13 🖯 🔘
             case({s,r})
14 | 0
              2'b00:q<=q;
15 | 0
              2'b01:q<=0;
16 '
              2'b10:q<=1;
17 0
              2'b11:q<=1'bx;
18
19 🖯
         endcase
20 🖯
         end
21
         end
22 🖯
       endmodule
23
```


TESTBENCH CODE:--

```
module srff tb();
         reg clk, rst, s, r;
 3
         wire q;
 4
        srff dut (clk,rst,s,r,q);
 6
7
     O always #5 clk = ~clk;
8
9
10 😓
        initial begin
     O |clk = 0;
11 ¦
12 | O |rst=1;
     O s = 0;
13 |
     \bigcirc |r = 0;
14 !
15
    #10 rst = 0;
16 '
17
18
             #10; s = 0; r = 1;
19 i
             #10 ; s = 0; r = 0;
20 !
             #10 ;s = 0; r = 1;
21
             #10 ;s = 1; r = 0;
22
             #10 ; s = 1; r = 1;
23
            $finish;
24
25
26
27 🛆
        end
         endmodule
28 🗎
29
```

WAVEFORM:--



SCHEMATIC:--




AIM:--IMPLEMENTATION OF SR FLIP-FLOP WITH ASYNCHRONOUS RESET.

VERILOG CODE:--

```
module srff_tb();
         req clk, rst, s, r;
 3
         wire q;
         srff dut (clk,rst,s,r,q);
 5
 6
 7
    O always #5 clk = ~clk;
 8
 9
10 🖨
        initial begin
      O |clk = 0;
11
     O |rst=1;
12
      \bigcirc s = 0;
13
     O |r = 0;
14
15
     #10 rst = 0;
16
17
18
             #10; s = 0; r = 1;
             #10 ;s = 0; r = 0;
19
     0
20
             #10; s = 0; r = 1;
     0
21
             #10 ;s = 1; r = 0;
     0
22
           #10 ;s = 1; r = 1;
     \bigcirc
23
            $finish;
24
25
26
27 🖨
         end
         endmodule
28 🗇
29
```

TESTBENCH CODE:--



WAVEFORM:--



SCHEMATIC:--

