## DAY-75 #100DAYSOFRTL

# **AIM:---** IMPLEMENTATION OF 4-BIT PARALLE IN SERIAL OUT (PISO).


#### **VERILOG CODE:--**

```
1 🔅
         module piso (
 2 ⊖
            input clk,
 3 ¦
            input rst,
            input load,
 5
            input [3:0] parallel in,
 6
            output shift out
         );
 8
 9
            reg [3:0] shift_reg;
10 🖯 🔘
           always @(posedge clk) begin
11 🖯 🔘
                 if (rst) begin
12
     0
                    shift reg <= 4'b0000;
     0
13 🖨
                end else if (load) begin
14 !
                     shift reg <= parallel in;
15 🖨
                 end else begin
     0
16 i
                    shift reg <= {shift reg[2:0], 1'b0};
17 🖨
                 end
18 🖒
            end
19 i
20 🖨 🔾
            assign shift_out = shift_reg[0];
21
22 🗎
        endmodule
23
```

#### **TESTBENCH CODE:---**

```
1 🔅
          module piso_tb;
 2 🖯
 3
              reg clk;
 4 i
              reg rst;
 5
              reg load;
              reg [3:0] parallel_in;
 6
 7
              wire shift out;
 8
 9
              piso uut (
                  .clk(clk),
10
11
                   .rst(rst),
12
                  .load(load),
                   .parallel in(parallel in),
13
14
                   .shift_out(shift_out)
15
              );
16
17
      \circ
18 i
              always #5 clk = ~clk;
19
20 🖯
21 🖯
              initial begin
      \circ
22 i
                  clk = 0;
      0
23
                  rst = 1;
      \circ
24
                  load = 0;
      0
25
                  parallel_in = 4'b00000;
26
      0
27
                  #10 \text{ rst} = 0;
28
      0
29
                  #10 load = 1;
      0
30
                  parallel_in = 4'b1011;
31
30
                   #10 10=0 = 0.
```

#### WAVEFORM:----



### **SCHEMATIC BLOCK:-----**

