DAY-76 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF 4-BIT PARALLE IN PARALLE OUT (PIPO).


VERILOG CODE:--

```
1 🖯
        module pipo (
 2 🖯
            input clk,
            input rst,
            input load,
            input [3:0] parallel in,
            output [3:0] parallel out
 7
        );
 9
            reg [3:0] reg_data;
10
11 □ ○
          always @(posedge clk) begin
12 🖯 🔘
                if (rst) begin
     0
13
                    reg data <= 4'b0000;
     0
14 □
                end else if (load) begin
15 ¦ O
                    reg_data <= parallel_in;
16 🖨
                end
17 🗀
            end
18
19 🖨 🔘
            assign parallel_out = reg_data;
20
21 🖨
        endmodule
22
```

TESTBENCH CODE:---

```
1 🖯
         module tb_pipo;
 2 🖯
             reg clk;
             reg rst;
 4
             reg load;
 5
             reg [3:0] parallel_in;
 6
             wire [3:0] parallel out;
9
             pipo uut (
10
                 .clk(clk),
11
                 .rst(rst),
12
                 .load(load),
13
                 .parallel_in(parallel_in),
14
                 .parallel_out(parallel_out)
15
             );
16
17 □
             initial begin
     0
18
                 clk = 0;
19 i
                 forever #5 clk = ~clk;
20 🖨
             end
21
22 🖨
             initial begin
23
24
                 rst = 0;
     0
25
                 load = 0;
26
                 parallel_in = 4'b00000;
27
     0
28
                rst = 1;
     0
29
                 #10;
     0
30
                 rst = 0;
31
                 #10;
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

