# DAY-16 #100DAYSOFRTL

## **AIM:--IMPLEMENTATION OF 3:8 DECODER**

## **VERILOG CODE:--**

```
1 🖯
         module decoder3 to 8( in,out, en);
 2 🖯
         input [2:0] in;
 3
         input en;
         output [7:0] out;
 5
          reg [7:0] out;
    O always @( in or en)
 7
 8
             begin
9
   10
               if (en)
11
                begin
     0
12
                   out=8'd0;
     0
13
                   case (in)
                       3'b000: out[0]=1'b1;
     0
15
                       3'b001: out[1]=1'b1;
     0
16
                       3'b010: out[2]=1'b1;
17
     0
                       3'b011: out[3]=1'b1;
     \circ
18
                       3'b100: out[4]=1'b1;
     \circ
19
                       3'b101: out[5]=1'b1;
     \circ
20 🗇
                       3'b110: out[6]=1'b1;
     \circ
21
                       3'b111: out[7]=1'b1;
22
                       default: out=8'd0;
                   endcase
24
               end
25
         else
    O |out=8'd0;
26
27
         end
28 🖨
         endmodule
```

## **TESTBENCH CODE:--**

```
module decoder_tb;
 2 :
         wire [7:0] out;
         reg en;
 4
         reg [2:0] in;
 5 !
         integer i;
 6
 7
         decoder3_to_8 dut(in,out,en);
 8 !
 9 🖨
        initial begin
     $monitor("en=%b, in=%d, out=%b", en, in, out);
10
11 ⊖
           for ( i=0; i<16; i=i+1)
12 🖯
                 begin
     \circ
13
                    \{en,in\} = i;
     0
14 !
                     #1;
15 🖨
                 end
16
                 $finish;
17 🖯
         end
18 🛆
         endmodule
```

## **WAVEFORM:--**



## **SCHEMATIC:--**



