

# DAY-5

## #100DAYSOFRTL

### Problem statement :-

1. Build an AND gate using both an assign statement and a combinational always block. (Since assign statements and combinational always blocks function identically, there is no way to enforce that you're using both methods)

#### Write your solution here

[Load a previous submission] ▾

Load

```
1 // synthesis verilog_input_version verilog_2001
2 module top_module(
3     input a,
4     input b,
5     output wire out_assign,
6     output reg out_alwaysblock
7 );
8     assign out_assign=a&b;
9     always @(*)
10         out_alwaysblock=a&b;
11
12
13
14
15 endmodule
16
```


#### Status: Success!

You have solved 26 problems. [See my progress.](#)

#### Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

##### AND gate



2. Build an XOR gate three ways, using an assign statement, a combinational always block, and a clocked always block. Note that the clocked always block produces a different circuit from the other two: There is a flip-flop so the output is delayed.

### Write your solution here

[Load a previous submission] ▾

Load

```
1 // synthesis verilog_input_version verilog_2001
2 module top_module(
3     input clk,
4     input a,
5     input b,
6     output wire out_assign,
7     output reg out_always_comb,
8     output reg out_always_ff );
9
10 assign out_assign = a^b;
11
12 always@(*)
13     out_always_comb = a^b;
14
15 always@(posedge clk)
16     out_always_ff = a^b;
17
18
19
20 endmodule
```


## Status: Success!

You have solved 27 problems. [See my progress...](#)

### Timing diagrams for selected test cases


These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

#### XOR gate



**3.**An if statement usually creates a 2-to-1 multiplexer, selecting one input if the condition is true, and the other input if the condition is false.

```
always @(*) begin
  if (condition) begin
    out = x;
  end
  else begin
    out = y;
  end
end
```



## Write your solution here

[Load a previous submission] ▾

Load


```
1 // synthesis verilog_input_version verilog_2001
2 module top_module(
3     input a,
4     input b,
5     input sel_b1,
6     input sel_b2,
7     output wire out_assign,
8     output reg out_always );
9
10
11 assign out_assign=(sel_b1 && sel_b2 )? b:a;
12
13 always @(*)
14     begin
15
16         if (sel_b1 && sel_b2 )
17             out_always=b;
18
19         else
20             out_always=a;
21
22     end
23
24
25 endmodule
26
```

## Status: Success!

You have solved 28 problems. [See my progress...](#)

### Timing diagrams for selected test cases


These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).



4. The following code contains incorrect behaviour that creates a latch. Fix the bugs so that you will shut off the computer only if it's really overheated, and stop driving if you've arrived at your destination or you need to refuel.

```
always @(*) begin
    if (cpu_overheated)
        shut_off_computer = 1;
end
```

```
always @(*) begin
    if (~arrived)
        keep_driving = ~gas_tank_empty;
end
```



This is the circuit described by the code, not the circuit you want to build.

## Write your solution here

[Load a previous submission] ▾

Load


```
1 // synthesis verilog_input_version verilog_2001
2 module top_module (
3     input    cpu_overheated,
4     output reg shut_off_computer,
5     input    arrived,
6     input    gas_tank_empty,
7     output reg keep_driving ); //
8
9     always @(*) begin
10         if (cpu_overheated)
11             shut_off_computer = 1;
12         else
13             shut_off_computer = 0;
14
15     end
16
17     always @(*) begin
18         if (~arrived && ~gas_tank_empty)
19             keep_driving = ~gas_tank_empty;
20         else
21             keep_driving=0;
22
23     end
24
25 endmodule
26
```

## Status: Success!

You have solved 29 problems. [See my progress...](#)

### Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).



5. Case statements are more convenient than if statements if there are a large number of cases. So, in this exercise, create a 6-to-1 multiplexer. When sel is between 0 and 5, choose the corresponding data input. Otherwise, output 0. The data inputs and outputs are all 4 bits wide.

```

1 // synthesis verilog_input_version verilog_2001
2 module top_module (
3     input [2:0] sel,
4     input [3:0] data0,
5     input [3:0] data1,
6     input [3:0] data2,
7     input [3:0] data3,
8     input [3:0] data4,
9     input [3:0] data5,
10    output reg [3:0] out );//
11
12    always@(*) begin // This is a combinational circuit
13        case(sel)
14
15            3'b000:out=data0;
16            3'b001:out=data1;
17            3'b010:out=data2;
18            3'b011:out=data3;
19            3'b100:out=data4;
20            3'b101:out=data5;
21            default:out=3'b000;
22
23        endcase
24    end
25 end
26
27 endmodule
28

```


## Status: Success!

You have solved 30 problems. [See my progress...](#)

### Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

#### Sel chooses one of the data inputs



6. Build a 4-bit priority encoder. For this problem, if none of the input bits are high (i.e., input is zero), output zero. Note that a 4-bit number has 16 possible combinations.

### Write your solution here

[Load a previous submission]

```
1 // synthesis verilog_input_version verilog_2001
2 module top_module (
3     input [3:0] in,
4     output reg [1:0] pos );
5
6     always@(*)
7         case (in)
8             4'd0: pos=2'd0;
9             4'd1: pos=2'd0;
10            4'd2: pos=2'd1;
11            4'd3: pos=2'd0;
12            4'd4: pos=2'd2;
13            4'd5: pos=2'd0;
14            4'd6: pos=2'd1;
15            4'd7: pos=2'd0;
16            4'd8: pos=2'd3;
17            4'd9: pos=2'd0;
18            4'd10: pos=2'd1;
19            4'd11: pos=2'd0;
20            4'd12: pos=2'd2;
21            4'd13: pos=2'd0;
22            4'd14: pos=2'd1;
23            4'd15: pos=2'd0;
24        endcase
25
26 endmodule
27
```

Upload a source file... 

## Status: Success!

You have solved 31 problems. [See my progress...](#)

### Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

#### Priority encoder

