DAY-38 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF JK FLIP-FLOP WITH SYN RST.

VERILOG CODE:--

```
module jkffwithsynrst( clk,rst,j,k,q);
 1 🔅
 2 🖯
 3 :
        input rst, clk, j, k;
        output reg q;
 5
    O always@(posedge clk)
         begin
     \circ
 8 !
               if(rst)
     0
 9
               q \le 0;
10
11
               else
12 0
               case({j,k})
13 0
           2'b00:q<=q;
     0
14 !
             2'b01:q<=0;
15
     0
             2'b10:q<=1;
             2'b11:q<=~q;
16
17
18 ¦ O ¦
          default:q<=q;
19
20 🗇
        endcase!
21
         end
22 🖨
         endmodule
23
```

TESTBENCH CODE:--

```
module jkffwithsynrst_tb();
 2
 3 ¦
        reg rst,clk,j,k;
 4 1
        wire q;
 5
        jkffwithsynrst dut ( clk,rst,j,k,q);
 6
     O always #5 clk=~clk;
8
9
10 🖯
       dinitial dinitial
11 ⊖
        begin
12
    O clk=0;rst=1;j=0;k=0;
13
14
    O #10 rst=0;
15
16
    ○ #10 j=0;k=1;
17 :
    ○ |#10 j=0;k=0;
18
19
    O #10 j=1;k=1;
    O #10 j=1;k=1;
20 !
21
    ○ #10 j=1;k=0;
♦finish;
23 !
24
25 🖨
       end
      endmodule
26 🖯
27
```

WAVEFORM:--



SCHEMATIC:--



