DAY-40 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF D FLIP-FLOP WITHOUT RST.

VERILOG CODE:--

```
module dffwithoutrst(clk,d,q);

| continued clk,d; | continued clk,d;
```

TESTBENCH CODE:--

```
1 🔅
     module dffwithoutrst_tb();
2 ⊟
3 ¦
         reg clk,d;
4
          wire q;
5
7
         dffwithoutrst dut (clk,d,q);
8
   O always #5 clk = ~clk;
9
10
11
12
         initial begin
13
14 O
            clk = 0; d=0;
15
16 0
            #10 d = 1;
17 0
             #10 d = 0;
18
             #10 d = 1;
19
20 ∩ ○→ $finish;
21
          end
22
23 (endmodule
24
```

WAVEFORM:--



SCHEMATIC:--

