DAY-38 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF JK FLIP-FLOP WITHOUT RST.

VERILOG CODE:--


```
1 

    module jkffwithoutrst( clk, j, k, q);
 2 🖯
 3 | input clk,j,k;
 4 output reg q;
 6 always @ (posedge clk)
7 🖯 begin
8 □ case({j,k})
 9 2'b00:q<=q;
10 2'b01:q<=0;
11 !
    2'b10:q<=1;
12 2'b11:q<=~q;
13
    default q<=q;
14 !
15
16
17 @ endcase
18 🖨 end
19 A endmodule
20
```

TESTBENCH CODE:--

```
1 \( \text{module jkffwithoutrst_tb();}\)
 3 ¦
        reg clk, j, k;
        wire q;
 5
7
         jkffwithoutrst dut (clk,j,k,q);
8
        always #5 clk = ~clk;
10 '
11
12
13 🖯
        initial begin
14
            clk = 0; j = 0; k = 0;
15 i
             #10 j = 0; k = 1;
16
             #10 j = 0; k = 0;
17 !
18 i
             #10 j = 1; k = 1;
             #10 j = 0; k = 1;
19 |
             #10 j = 1; k = 0;
20 !
             #10 j = 1; k = 1;
21
22 | $finish;
23 🗀
         end
24
25 🖨 endmodule
26
```

WAVEFORM:--



SCHEMATIC:--

