


# DAY-47

## #100DAYSOFRTL

### PROBLEM STATEMENT:--

1.

Consider the sequential circuit below:



### Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (
2     input clk,
3     input L,
4     input r_in,
5     input q_in,
6     output reg Q);
7
8     always@(posedge clk )
9     begin
10        if(L)
11            Q<= r_in;
12        else
13            Q<=q_in;
14
15
16    end
17 endmodule
18
```

Submit

Submit (new window)

Upload a source file... 📎

## mt2015\_muxdff — Compile and simulate

Running Quartus synthesis. [Show Quartus messages...](#)

Running ModelSim simulation. [Show Modelsim messages...](#)

### Status: Success!

You have solved 79 problems. [See my progress...](#)