

DAY-60

#100DAYSOFRTL

**AIM:--IMPLEMENTATION OF SR FLIP-FLOP
USING D FLIP-FLOP.**


VERILOG CODE:--

```
1 module d_flipflop(input clk,d,output reg q,qbar);
2   always@(posedge clk)
3   begin
4
5     q<=d;
6     qbar<=~d;
7
8   end
9 endmodule
10
11 module d_to_sr(input clk,s,r,output q,qbar);
12   wire d;
13
14   assign d= s+(~r)&qbar;
15
16   d_flipflop dff(clk,d,q,qbar);
17 endmodule
18
```

TESTBENCH CODE:--

```
1 module d_to_sr_tb();  
2   reg clk,s,r;  
3   wire q,qbar;  
4  
5   srff dut (clk,s,r,q,qbar);  
6  
7  
8   always #5 clk = ~clk;  
9  
10  initial begin  
11    clk = 0;  
12    s = 0;  
13    r = 0;  
14  
15    #10; s = 0; r = 1;  
16    #10 ;s = 0; r = 0;  
17    #10 ;s = 0; r = 1;  
18    #10 ;s = 1; r = 0;  
19    #10 ;s = 1; r = 1;  
20    $finish;  
21  
22  
23  
24 end  
25 endmodule  
26
```

WAVEFORM:--



SCHEMATIC:-

