

DAY-38

#100DAYSOFRTL

AIM:--IMPLEMENTATION OF JK FLIP-FLOP WITH SYN RST.


VERILOG CODE:--

```
1 module jkffwithsynrst( clk,rst,j,k,q);  
2  
3     input rst,clk,j,k;  
4     output reg q;  
5  
6     always@(posedge clk)  
7     begin  
8         if(rst)  
9             q<=0;  
10  
11        else  
12            case({j,k})  
13                2'b00:q<=q;  
14                2'b01:q<=0;  
15                2'b10:q<=1;  
16                2'b11:q<=~q;  
17  
18                default:q<=q;  
19  
20            endcase  
21        end  
22    endmodule  
23
```

TESTBENCH CODE:--

```
1 module jkffwithsynrst_tb();
2
3     reg rst,clk,j,k;
4     wire q;
5
6     jkffwithsynrst dut ( clk,rst,j,k,q);
7
8     always #5 clk=~clk;
9
10    initial
11    begin
12
13        clk=0;rst=1;j=0;k=0;
14
15        #10 rst=0;
16
17        #10 j=0;k=1;
18        #10 j=0;k=0;
19        #10 j=1;k=1;
20        #10 j=1;k=1;
21        #10 j=1;k=0;
22        #10 j=1;k=1;
23        #10 $finish;
24
25    end
26 endmodule
27
```

WAVEFORM:--



SCHEMATIC:--

