## DAY-43 #100DAYSOFRTL

## **PROBLEM STATEMENT:--**


1. A D flip-flop is a circuit that stores a bit and is updated periodically, at the (usually) positive edge of a clock signal. Create a single D flip-flop.

```
Write your solution here


[Load a previous submission] ✓ Load


1 module top_module (
2 input clk, // Clocks are used in sequential circuits
3 input d,
4 output reg q );//
5
6 always@(posedge clk)
7 begin
8 q<=d;
9 end
10
11 endmodule
12

Submit Submit (new window)
```





2. Create 8 D flip-flops. All DFFs should be triggered by the positive edge of clk.





3. Create 8 D flip-flops with active high synchronous reset. All DFFs should be triggered by the positive edge of clk.






4. Create 8 D flip-flops with active high synchronous reset. The flip-flops must be reset to 0x34 rather than zero. All DFFs should be triggered by the **negative** edge of clk.

```
Write your solution here
[Load a previous submission] 

Load
  1 module top_module (
        input clk,
        input reset,
        input [7:0] d,
        \textbf{output} \ [7:0] \ q
  6);
  8
        always@(negedge clk)
  9
            begin
 10
                if(reset)
                    q<= 8'h34;
                else
                    q<=d;
 16
 18 endmodule
```



5. Create 8 D flip-flops with active high asynchronous reset. All DFFs should be triggered by the positive edge of clk.

```
Write your solution here
[Load a previous submission] 
Load
  1 module top_module (
        input clk.
        input areset,
                       // active high asynchronous reset
        input [7:0] d,
  5
        output [7:0] q
  6);
  8
        {\bf always@(posedge~clk~or~posedge~areset)}
           begin
 10
               if(areset)
                   q<=0;
 14
                   q<=d:
 16
 18 endmodule
 19
```

