


DAY-64

#100DAYSOFRTL

PROBLEM STATEMENT:--

1. Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is synchronous, and should reset the counter to 0. We want to be able to pause the counter rather than always incrementing every clock cycle, so the slowing input indicates when the counter should increment.



Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input clk,  
3     input slowena,  
4     input reset,  
5     output [3:0] q);  
6  
7     always @ (posedge clk) begin  
8         if (reset) q <= 4'd0;  
9         else if (slowena) begin  
10             if (q == 4'd9) q <= 4'd0;  
11             else q <= q+4'd1;  
12         end  
13     end  
14  
15 endmodule
```

Submit

Submit (new window)

Upload a source file... 📄


Status: Success!

You have solved 89 problems. [See my progress...](#)

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

Synchronous reset and counting.



Enable/disable

