DAY-74 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF 4-BIT SERIAL IN PARALLEL OUT (SIPO).


VERILOG CODE:--

```
1 🔅
        module sipo (
 2 🖯
            input wire clk,
           input wire rst,
            input wire shift in,
           output wire [3:0] q
        );
 6
 7 1
            reg [3:0] shift_reg;
9 🖯 🔘 🗎
          always @(posedge clk) begin
10 🗘 🔘
                if (rst) begin
11 0
             shift_reg <= 4'b0000;
12 🗎
               end else begin
13 0
                    shift_reg <= {shift_in, shift_reg[3:1]};</pre>
14 🖯
                end
15 🛆
            end
16
    0
17 !
          assign q = shift_reg;
18
19 🖨
        endmodule
20
```

TESTBENCH CODE:---

```
1 🖯
         module sipo_tb();
             reg clk;
             reg rst;
             reg shift in;
         wire [3:0] q;
 6
         sipo uut (
                  .clk(clk),
                  .rst(rst),
                  .shift_in(shift_in),
10
11
                  .q(q)
12
             );
         initial begin
13 🖯
14
                  clk = 0;
15
                  forever #5 clk = ~clk;
16 🖯
             end
17 □ O ¦initial begin
18
         rst = 0;
19
                  shift_in = 0;
20
          #10;
21
                  rst = 1;
22
                  #10;
23
                  rst = 0;
     o | shift_in = 1; #10;
24
                  shift_in = 0; #10;
25
26
                  shift in = 1; #10;
                  shift_in = 1; #10;
27
     O shift_in = 0; #10;
28
29
                  shift_in = 1; #10;
                 shift in = 0; #10;
30
                 shift_in = 1; #10;
31
         #100.
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

