
DAY-19 #100DAYSOFRTL


PROBLEM STATEMENT:--

1. Create a one-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.



2. Create a 100-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.





3. Create a 16-bit wide, 9-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc. For the unused cases (sel=9 to 15), set all output bits to '1'.

```
input [15:0] a, b, c, d, e, f, g, h, i,
       input [3:0] sel,
 4
       output [15:0] out );
       always \mathbb{Q}(*) begin
       // Default output to all '1' for unused cases
       out = 16'hFFFF;
10
       // Efficient case statement for selecting inputs
       case (sel)
        4'b0000: out = a;
        4'b0001: out = b;
        4'b0010: out = c;
        4'b0011: out = d;
         4'b0100: out = e;
        4'b0101: out = f;
        4'b0110: out = g;
        4'b0111: out = h;
20
         4'b1000: out = i;
         default: out = out;
       endcase
24
           end
26
          endmodule
```

Status: Success!

You have solved 53 problems. See my progress...

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (o - correct, 1 = incorrect).

