DAY-89
#100DAYSOFRTL

AIM:--- IMPLEMENTATION OF CLOCK PHASING

VERILOG CODE:--

```
module clk_phase(
    input clk,
    input rst,
    output clk_0,
    output clk_90,
    output clk_180,
    output clk_270
    );
    reg [1:0] count;
    reg div_2;
    always @(posedge clk or negedge rst) begin
        if(~rst) begin
            count <= 0;
        end else begin
            count <= {~count[0], count[1]};
        end
    end

    always @(posedge clk or negedge rst) begin
        if (~rst) begin
            div_2 <= 0;
        end else begin
            div_2 = ~div_2;
        end
    end

    assign clk_0 = count[1];
    assign clk_90 = count[1] ^ div_2;
    assign clk_180 = ~count[1];
    assign clk_270 = ~clk_90;

endmodule
```

TESTBENCH CODE:---

```
module clk_phase_tb;
    reg clk;
    reg rst;
    wire clk_0;
    wire clk_90;
    wire clk_180;
    wire clk_270;


    clk_phase uut
        (
            .clk     (clk),
            .rst     (rst),
            .clk_0   (clk_0),
            .clk_90  (clk_90),
            .clk_180 (clk_180),
            .clk_270 (clk_270)
        );

    initial begin
        fork
            begin
                clk = 0;
                forever #5 clk = ~clk;
            end
            begin
                rst = 0;
                #20 rst = 1;
            end
        join
    end
```

WAVEFORM:-----



SCHEMATIC BLOCK :-------