DAY-6 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF 4-BIT BINARY TO GREY CODE CONVERTER.

VERILOG RTL CODE:--

```
1 😓
       module bin to gr(
     0
 2
         input [3:0] b,
    0
           output [3:0] g
 3 ¦
 4
 6
           assign g[0] = b[1] ^ b[0];
 7
           assign g[1] = b[2] ^ b[3];
           assign g[2] = b[3] ^ b[2];
            assign g[3] = b[3];
 9
10
        endmodule
11 🖯
12
```

TESTBENCH CODE:--

```
module bin to gr tb; reg [3:0]b;
 1 🖨
 2 |
              wire [3:0]g;
 3 ¦
             bin_to_gr dut (b,g);
 5 !
 6 🖨
              initial begin
 7 :
              b=4'b0000;
              #10 b=4'b0001;
8 ¦
 9
              #10 b=4'b0010;
             #10 b=4'b0011;
10
11 !
              #10 b=4'b0100;
12 ¦ O
              #10 b=4'b0101;
    0
13
             #10 b=4'b0110;
14 O
             #10 b=4'b0111;
15
             #10 b=4'b1000;
16 O
             #10 b=4'b1001;
     0
17 !
             #10 b=4'b1010;
18 ¦ O
             #10 b=4'b1011;
    0
19 i
             #10 b=4'b1100;
20 O
              #10 b=4'b1101;
    0
21
              #10 b=4'b1110;
22 i
              #10 b=4'b1111;
23 🗎 🔘
              end
24 🖨
        endmodule
```

WAVEFORM:--



SCHEMATIC:--





