


DAY-48

#100DAYSOFRTL

PROBLEM STATEMENT:--

1.

Consider the n -bit shift register circuit shown below:



Write a Verilog module named `top_module` for one stage of this circuit, including both the flip-flop and multiplexers.

Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (
2     input clk,
3     input w, R, E, L,
4     output Q
5 );
6
7     always@(posedge clk)
8     begin
9         if(L)
10            Q<=R;
11        else
12            begin
13                if(E)
14                    Q<=w;
15                else
16                    Q<=Q;
17            end
18        end
19    end
20
21 endmodule
22
```

Submit

Submit (new window)

Upload a source file... ↗

exams/2014_q4a — Compile and simulate

Running Quartus synthesis. [Show Quartus messages...](#)

Running ModelSim simulation. [Show Modelsim messages...](#)

Status: Success!

You have solved 80 problems. [See my progress...](#)