DAY-59 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF T FLIP-FLOP USING JK FLIP-FLOP.

VERILOG CODE:--


```
2 \ominus always @(posedge clk)
      begin
           q=1'b1;
           qbar = 1'b1;
6
7 🖨
           case ({j, k})
             2'b00: begin
9 ¦
                  q <= q;
10 🖨
                  qbar <= qbar;end
11 👨
              2'b01: begin
12
                  q <= 1'b0;
13 🖨
                  qbar <= 1'b1;end
14 🖵
              2'b10: begin
15
                 q <= 1'b1;
16 🖨
                  qbar <= 1'b0;end
17 ⊖
              2'b11: begin
18
                 q <= 1'b1;
                  qbar <= 1'b0;end
19 🖨
20 🖯
           endcase
21 🖒
      end
22 A endmodule
23
24 
module jk_to_t(input clk,
25
     input t,
26
      output reg q,
27
       output reg qbar);
28
       wire j, k;
   assign t = j & k;
30 | jk_flipflop jkff (clk, j, k, q, qbar);
31 🖨 endmodule
30 1
```

TESTBENCH CODE:--

```
1  module jk_to_t_tb();
 2 preg t,clk;
     wire q, qbar;
 4 1
    sr_to_t dut (clk,t,q,qbar);
 5 !
 6 🖨
        initial
      clk = 0;
 7 🖨
        always #5 clk = ~clk;
 9
10
11 

initial begin
12
13 | #10 t=1;
14 | #10 t=0;
15 | #10 t=1;
16 | #10 t=0;
17
18
19 🖨
          #20;
20
21 | $finish;
22 🖨 end
23 @ endmodule
24
25
```

WAVEFORM:--



SCHEMATIC:-

