DAY-89 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF CLOCK PHASING


VERILOG CODE:--

```
1  module clk phase(
 2 🖯
        input clk,
        input rst,
         output clk 0,
         output clk 90,
        output clk 180,
 7
         output clk 270
         );
 9
         reg [1:0] count;
10
        reg div 2;
11 ⊖
        always @(posedge clk or negedge rst) begin
12 🖯
             if(~rst) begin
13 !
                 count <= 0;
14 🖯
            end else begin
15
                 count <= {~count[0], count[1]};</pre>
16 🖨
             end
17 🖯
         end
18
19 🖨
       always @(posedge clk or negedge rst) begin
20 🖵
             if (~rst) begin
21
                 div 2 <= 0;
22 🖯
             end else begin
23 !
                 div_2 = \sim div_2;
24 🖒
             end
25 🖨
        end
26
        assign clk_0 = count[1];
         assign clk_90 = count[1] ^ div_2;
28 i
29
         assign clk 180 = ~count[1];
30
         assign clk_270 = \simclk_90;
31
32 A andmodule
```

TESTBENCH CODE:---

```
1 
module clk_phase_tb;
         reg clk;
3
         reg rst;
         wire clk 0;
5
         wire clk 90;
 6
         wire clk 180;
         wire clk_270;
8
         clk_phase uut
10
11
              (
12
                  .clk
                          (clk),
13
                  .rst
                          (rst),
14
                  .clk_0 (clk_0),
                  .clk_90 (clk_90),
15
16
                  .clk_180 (clk_180),
17
                 .clk_270 (clk_270)
18
             );
19
20 ⊖
         initial begin
21
             fork
22 🖯
                 begin
23
                      clk = 0;
24
                      forever #5 clk = ~clk;
25 🖨
                 end
26 🖯
                 begin
27
                      rst = 0;
                      #20 \text{ rst} = 1;
28
29 🗀
                 end
30 :
             join
31 🖨
         end
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

