# DAY-92 #100DAYSOFRTL

# **AIM:---** IMPLEMENTATION OF PRIORITY RESOLVER.


## **VERILOG CODE:--**

```
module priority_resolver(gnt_a,gnt_b,gnt_c,gnt_d,req_a,req_b,req_c,req_d,clk,rst);
 3 ¦
           output reg gnt_a,gnt_b,gnt_c,gnt_d;
 4
            input req_a,req_b,req_c,req_d;
            input clk, rst;
           parameter idle=3'b000;
           parameter GNTa=3'b001;
           parameter GNTb=3'b010;
parameter GNTc=3'b011;
parameter GNTd=3'b100;
 9
 10
 11
 12
           reg [2:0] p_s,n_s;
13
 15
 16 🕀
            always @ (posedge clk)...
 23
24
25 D always @ (p_s,req_a,req_b,req_c,req_d)
26 🕀
             begin...
76
 77
78 🖯 🔘 always @ (p_s)
79 🖨
          begin
if(p_s==idle)...
80 🖶
115 🖨
116 🔆
        endmodule
117
```

#### **TESTBENCH CODE:---**

```
module priority_resolver_tb;
        wire gnt_a,gnt_b,gnt_c,gnt_d;
         reg req_a,req_b,req_c,req_d;
 4
         reg clk,rst;
         priority_resolver uut (gnt_a,gnt_b,gnt_c,gnt_d,req_a,req_b,req_c,req_d,clk,rst);
         initial
8 🖯
           begin
9 | 0 |
           rst=1'b1;
10 0
           clk=1'b0;
11 0
           req_a=1'b0;
12 | 0 |
           req_b=1'b0;
13 | 0 |
           req_c=1'b0;
14 O
           req_d=1'b0;
15 | 0
           #100;
16 0
           rst=1'b0;
17 🗀
           end
18 :
19 🖨
         always
20 ⊖
           begin
21 O #10 clk=~clk;
22 O
          req_a=$random;
23 | 0
          req_b=$random;
24 ¦ O
          req_c=$random;
25 0
           req_d=$random;
26 🖨
27 🖨
        endmodule
```

## WAVEFORM:----



# **SCHEMATIC BLOCK:-----**

