

DAY-6

#100DAYSOFRTL

AIM:--IMPLEMENTATION OF 4-BIT BINARY TO GREY CODE CONVERTER.


VERILOG RTL CODE:--

```
1  module bin_to_gr(  
2      input [3:0] b,  
3      output [3:0] g  
4  );  
5  
6      assign g[0] = b[1] ^ b[0];  
7      assign g[1] = b[2] ^ b[3];  
8      assign g[2] = b[3] ^ b[2];  
9      assign g[3] = b[3];  
10  
11 endmodule  
12
```

TESTBENCH CODE:--

```
1  module bin_to_gr_tb;      reg [3:0]b;
2      wire [3:0]g;
3
4      bin_to_gr dut (b,g);
5
6  initial begin
7      b=4'b0000;
8      #10  b=4'b0001;
9      #10  b=4'b0010;
10     #10  b=4'b0011;
11     #10  b=4'b0100;
12     #10  b=4'b0101;
13     #10  b=4'b0110;
14     #10  b=4'b0111;
15     #10  b=4'b1000;
16     #10  b=4'b1001;
17     #10  b=4'b1010;
18     #10  b=4'b1011;
19     #10  b=4'b1100;
20     #10  b=4'b1101;
21     #10  b=4'b1110;
22     #10  b=4'b1111;
23 end
24 endmodule
```

WAVEFORM:--



SCHEMATIC:--

