

DAY-96

#100DAYSOFRTL

AIM:--- IMPLEMENTATION OF MEALY MACHINE.


VERILOG CODE:--

```
1  module top_module (  
2      input clk,  
3      input aresetn,  
4      input x,  
5      output z );  
6  
7      parameter S0=2'b00, S1=2'b01, S2=2'b10;  
8      reg [1:0] state, next_state;  
9  
10     always @(*) begin  
11         case (state)  
12             S0: next_state = x ? S1:S0;  
13             S1: next_state = x ? S1:S2;  
14             S2: next_state = x ? S1:S0;  
15             default: next_state = S0;  
16         endcase  
17     end  
18  
19     always @(posedge clk, negedge aresetn) begin  
20         state <= (aresetn==0) ? S0:next_state ;  
21     end  
22  
23     assign z = (state==S2 && x==1);  
24  
25 endmodule
```

TESTBENCH CODE:---

```
1 module tb_top_module;
2
3     reg clk;
4     reg aresetn;
5     reg x;
6
7     wire z;
8
9     top_module uut (
10         .clk(clk),
11         .aresetn(aresetn),
12         .x(x),
13         .z(z)
14     );
15
16     always #5 clk = ~clk;
17
18     initial begin
19         clk = 0;
20         aresetn = 0;
21         x = 0;
22
23         #7 aresetn = 1;
24
25         #10 x = 1;
26         #10 x = 0;
27         #10 x = 1;
28         #10 x = 1;
29         #10 x = 0;
30         #10 x = 1;
31         #10 x = 0;
```

WAVEFORM:-----



SCHEMATIC BLOCK :-----

