DAY-12 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF 1:4 DEMUX.

VERILOG CODE:--

```
1 pmodule demux4 (
      input [1:0] sel,
     input i,
      output reg y0, y1, y2, y3);
6 □ always @(*) begin
       case(sel)
          2'h0: {y0,y1,y2,y3} = {i,3'b0};
          2'h1: {y0,y1,y2,y3} = {1'b0,i,2'b0};
10
          2'h2: {y0,y1,y2,y3} = {2'b0,i,1'b0};
11 !
          2'h3: {y0,y1,y2,y3} = {3'b0,i};
12
13 🖨
       endcase
14 🖯
      end
15 A endmodule
```

TESTBENCH CODE:--

```
1 ⊕ module demux tb();
      reg [1:0] sel;
      reg i;
      wire y0, y1, y2, y3;
 6 ¦
     demux4 dut(sel, i, y0, y1, y2, y3);
 7 1
 8 - initial begin
 9
10
       sel=2'b00; i=0; #10;
11 :
       sel=2'b00; i=1; #10;
12
       sel=2'b01; i=0; #10;
13
       sel=2'b01; i=1; #10;
        sel=2'b10; i=0; #10;
14
15
       sel=2'b10; i=1; #10;
        sel=2'b11; i=0; #10;
16
17
         sel=2'b11; i=1; #10;
18
19 i
       $finish;
20 🖯
     end
21 🖒 endmodule
```

WAVEFORM:--

Name	Value	0.000 ns	10.000 ns	20.000 ns	40.000 ns	50.000 ns	60.000 ns	70.000 ns
> № sel[1:0]	3		0 1 2			3		
18 i	1							
¹ ⊌ y0	0							
™ y1	0							
¹8 y2	0							
¹⁸ y3	1							

SCHEMATIC:--

