
DAY-47 #100DAYSOFRTL

PROBLEM STATEMENT:--

1. Consider the sequential circuit below:



```
Write your solution here
 [Load a previous submission] 
Load
   1 module top_module (
        input clk,
        \textbf{input} \ L,
        input r_in,
        input q_in,
        output reg Q);
        always@(posedge clk )
            begin
  10
                if(L)
                    Q \le r_i;
                else
  14
            end
 16
         endmodule
  18
Upload a source file... ➤
```

$mt2015_muxdff$ — Compile and simulate

Running Quartus synthesis. <u>Show Quartus messages...</u>
Running ModelSim simulation. <u>Show Modelsim messages...</u>

Status: Success!

You have solved 79 problems. <u>See my progress...</u>