

DAY-74

#100DAYSOFRTL

AIM:--- IMPLEMENTATION OF 4-BIT SERIAL IN PARALLEL OUT (SIPO).


VERILOG CODE:--

```
1 module sipo (  
2     input wire clk,  
3     input wire rst,  
4     input wire shift_in,  
5     output wire [3:0] q  
6 );  
7  
8     reg [3:0] shift_reg;  
9     always @(posedge clk) begin  
10         if (rst) begin  
11             shift_reg <= 4'b0000;  
12         end else begin  
13             shift_reg <= {shift_in, shift_reg[3:1]};  
14         end  
15     end  
16  
17     assign q = shift_reg;  
18  
19 endmodule  
20
```

TESTBENCH CODE:---

```
1 module sipo_tb();
2
3     reg clk;
4     reg rst;
5     reg shift_in;
6     wire [3:0] q;
7     sipo uut (
8         .clk(clk),
9         .rst(rst),
10        .shift_in(shift_in),
11        .q(q)
12    );
13 initial begin
14     clk = 0;
15     forever #5 clk = ~clk;
16 end
17 initial begin
18     rst = 0;
19     shift_in = 0;
20     #10;
21     rst = 1;
22     #10;
23     rst = 0;
24     shift_in = 1; #10;
25     shift_in = 0; #10;
26     shift_in = 1; #10;
27     shift_in = 1; #10;
28     shift_in = 0; #10;
29     shift_in = 1; #10;
30     shift_in = 0; #10;
31     shift_in = 1; #10;
32     #100.
```

WAVEFORM:-----



SCHEMATIC BLOCK :-----

