

# DAY-57

## #100DAYSOFRTL

**AIM:--IMPLEMENTATION OF SR FLIP-FLOP  
USING JK FLIP-FLOP.**


**VERILOG CODE:--**

```
1 module jk_flipflop( input clk, j, k,output reg q, qbar);
2
3     always @(posedge clk)
4     begin
5         q=1'b1;
6         qbar = 1'b1;
7
8         case ({j, k})
9             2'b00: begin
10                 q <= q;
11                 qbar <= qbar;end
12             2'b01: begin
13                 q <= 1'b0;
14                 qbar <= 1'b1;end
15             2'b10: begin
16                 q <= 1'b1;
17                 qbar <= 1'b0;end
18             2'b11: begin
19                 q <= 1'b~;
20                 qbar <= 1'b~;end
21         endcase
22     end
23 endmodule
24 module jk_to_sr(
25     input clk,s,r,
26     output q, qbar);
27     wire j, k;
28     assign j = s;
29     assign k = r;
30     jk_flipflop jkff (clk, j, k, q, qbar);
31 endmodule
```

## TESTBENCH CODE:--

```
1 module jk_to_sr_tb();
2     reg s, r, clk;
3     wire q, qbar;
4
5     jk_to_jr dut (clk,s,r,q,qbar);
6     initial
7     clk = 0;
8     always #5 clk = ~clk;
9
10
11     initial begin
12
13
14         s = 0;r = 0;#10;
15         s = 0;r = 1;#10;
16         s = 1;r = 0;#10;
17         s = 1;r = 1;#10;
18
19         #20;
20
21     $finish;
22 end
23 endmodule
24
```

## WAVEFORM:--



## SCHEMATIC:-

