
DAY-48 #100DAYSOFRTL

PROBLEM STATEMENT:--

1.

Upload a source file... ¥

Consider the *n*-bit shift register circuit shown below:



Write a Verilog module named top_module for one stage of this circuit, including both the flip-flop and multiplexers.

Write your solution here [Load a previous submission] V 1 module top_module (input clk, input w, R, E, L, output Q 5); 6 always@(posedge clk) 8 begin 9 if(L)10 else begin if(E) 14 O<=w; else 16 Q<=Q; 18 end 20 21 endmodule

exams/2014_q4a — Compile and simulate

Running Quartus synthesis. <u>Show Quartus messages...</u> Running ModelSim simulation. <u>Show Modelsim messages...</u>

Status: Success!

You have solved 80 problems. <u>See my progress...</u>