
DAY-46 #100DAYSOFRTL

PROBLEM STATEMENT:--

1.

Implement the following circuit:



Write your solution here [Load a previous submission] V Load 1 module top_module (input clk, input d, input r, // synchronous reset output q); always@(posedge clk) begin 9 if(r) 10 else q<=d; 14 end 15 endmodule 16 Upload a source file... ¥

exams/m2014_q4c — Compile and simulate

Running Quartus synthesis. <u>Show Quartus messages...</u> Running ModelSim simulation. <u>Show Modelsim messages...</u>

Status: Success!

You have solved 78 problems. <u>See my progress...</u>