DAY-13 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF 4:2 ENCODER.

VERILOG CODE:--

```
module encoder4(x, y);
 2
         input [3:0] x;
         output [1:0] y;
 3
        reg y;
 5
         always @(*)
 6 🖯
                         // Continuous assignment
        begin
 8 🖯
             case(x)
                 4'b1000 : y = 2'b00;
10
                 4'b0100 : y = 2'b01;
                 4'b0010 : y = 2'b10;
11
12
                 4'b00001 : y = 2'b11;
13
                 default: y = 2'b00;
14 🖯
             endcase
15 🛆
         end
16 @ endmodule
17
```

TESTBENCH CODE:--

```
1 \(\bar{\phi}\) module encoder4 tb();
2
3
        reg [3:0] x;
       wire [1:0] y;
       encoder4 dut(x, y);
6 i
7
      initial begin
9
10
11
           x = 4'b1000; #10;
12
13
14
           x = 4'b0100; #10;
15
16
           x = 4'b0010; #10;
17
18
            x = 4'b0001; #10;
19
            $finish;
20
21 end
22
23 @ endmodule
24
```

WAVEFORM:--



SCHEMATIC:--

