DAY-14 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF 8:3 ENCODER.

VERILOG CODE:--

```
module prio_enco_8x3(d_out, d_in);
 1 \Theta
 3
            output [2:0] d out;
 4
             input [7:0] d_in;
 5
      o assign d_out = (d_in[7] ==1'b1 ) ? 3'b111:
 6
 7
                          (d_in[6] ==1'b1 ) ? 3'b110:
 8
                          (d in[5] ==1'b1 ) ? 3'b101:
                          (d_in[4] ==1'b1) ? 3'b100:
 9
                          (d_{in}[3] ==1'b1) ? 3'b011:
10
                          (d_in[2] ==1'b1) ? 3'b010:
11
12
                          (d in[1] ==1'b1) ? 3'b001:
13
                          (d_in[0] ==1'b1) ? 3'b000: 3'bxxx;
14
15 A
         endmodule
16
```

TESTBENCH CODE:--

```
module prio_enco_8x3_tst;
 2 !
           reg [7:0] d in;
           wire[2:0] d_out;
 4
           prio_enco_8x3 u1 (.d_out(d_out), .d_in(d_in) );
 5
 6
 7 🖨
          initial
 8 🖯
            begin
    0
 9
           d_in=8'b11001100;
     0
10
            #10;
     0
11 !
            d_in=8'b01100110;
12
            #10;
     0
13
            d in=8'b00110011;
    0
14
            #10;
    0
15 :
            d in=8'b00010010;
     0
            #10;
17 !
    0
            d in=8'b00001001;
     0
18
            #10;
     0
19 i
            d_in=8'b00000100;
    0
20 !
            #10;
    0
21
            d_in=8'b00000011;
     0
22
            #10;
23 0
           d_in=8'b00000001;
    0
24
            #10;
25 0
            d in=8'b00000000;
     0
26 !
            # 10;
     \bigcirc
27
           $finish;
28 🖨
             end //
29 🖨
        | endmodule
```

WAVEFORM:--

Name	Value	0.000 ns	10.000 ns	20.000 ns	30.000 ns	40.000 ns	50.000 ns	60.000 ns	70.000 ns	80.000 ns
> 💆 d_in[7:0]	00	cc	66	33	12	09	04	03	01	00
> • d_out[2:0]	X	7	6	5	4	3	2	1	0	x

SCHEMATIC:--



