

# DAY-76

## #100DAYSOFRTL

**AIM:---** IMPLEMENTATION OF 4-BIT PARALLEL IN PARALLEL OUT (PIPO).


**VERILOG CODE:--**

```
1 module pipo (  
2     input clk,  
3     input rst,  
4     input load,  
5     input [3:0] parallel_in,  
6     output [3:0] parallel_out  
7 );  
8  
9     reg [3:0] reg_data;  
10  
11     always @(posedge clk) begin  
12         if (rst) begin  
13             reg_data <= 4'b0000;  
14         end else if (load) begin  
15             reg_data <= parallel_in;  
16         end  
17     end  
18  
19     assign parallel_out = reg_data;  
20  
21 endmodule  
22
```

## TESTBENCH CODE:---

```
1 module tb_pipo;
2     reg clk;
3     reg rst;
4     reg load;
5     reg [3:0] parallel_in;
6
7     wire [3:0] parallel_out;
8
9     pipo uut (
10         .clk(clk),
11         .rst(rst),
12         .load(load),
13         .parallel_in(parallel_in),
14         .parallel_out(parallel_out)
15     );
16
17     initial begin
18         clk = 0;
19         forever #5 clk = ~clk;
20     end
21
22     initial begin
23
24         rst = 0;
25         load = 0;
26         parallel_in = 4'b0000;
27
28         rst = 1;
29         #10;
30         rst = 0;
31         #10;
```

## WAVEFORM:-----



## SCHEMATIC BLOCK :-----

