

DAY-9

#100DAYSOFRTL

AIM:--- IMPLEMENTATION OF SEQUENCE 1101
RECOGNIZER USING FSM.


VERILOG CODE:--

```
1 module top_module (  
2     input clk,  
3     input reset,  
4     input data,  
5     output reg start_shifting  
6 );  
7  
8     parameter S0 = 3'b000;  
9     parameter S1 = 3'b001;  
10    parameter S2 = 3'b010;  
11    parameter S3 = 3'b011;  
12    parameter S4 = 3'b100;  
13  
14    reg [2:0] state, next_state;  
15  
16    always @(*) begin  
17        case (state)  
18            S0: next_state = data ? S1 : S0;  
19            S1: next_state = data ? S2 : S0;  
20            S2: next_state = data ? S2 : S3;  
21            S3: next_state = data ? S4 : S0;  
22            S4: next_state = S4;  
23            default: next_state = S0;  
24        endcase  
25    end  
26  
27    always @(posedge clk) begin  
28        if (reset)  
29            state <= S0;  
30        else  
31            state <= next_state;  
32    end
```

TESTBENCH CODE:---

```
1 module tb_top_module;
2
3     reg clk;
4     reg reset;
5     reg data;
6     wire start_shifting;
7
8     top_module uut (
9         .clk(clk),
10        .reset(reset),
11        .data(data),
12        .start_shifting(start_shifting)
13    );
14
15    always begin
16        #5 clk = ~clk;
17    end
18
19    initial begin
20        clk = 0;
21        reset = 0;
22        data = 0;
23
24        reset = 1;
25        #10;
26        reset = 0;
27
28        data = 0;
29        #10;
30
31        data = 1;
32        #10;
```

WAVEFORM:-----



SCHEMATIC BLOCK :-----

