DAY-84 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF CLOCK DIVIDER.


VERILOG CODE:--

```
module clockdivider(clk, divideby2, divideby4, divideby8, divideby16, rst);
 2
        input clk, rst;
        reg [3:0]count;
        output reg divideby2, divideby4, divideby8, divideby16;
 5 O always@(posedge clk)
 6 🖨
        begin
O |count=4'b0000;
        else
10 \(\hat{\text{count=count+1}}\);
     0
         divideby2=count[0];
12
     0
         divideby4=count[1];
     0
13
        divideby8=count[2];
14 O divideby16=count[3];
15 🖨
        end
16 🖒
        endmodule
```

TESTBENCH CODE:---

```
1 🖨
         module clockdivider tb;
 2
         reg clk;
         reg rst;
         wire divideby2;
         wire divideby4;
         wire divideby8;
 6
 7
         wire divideby16;
 8
 9
              clockdivider uut (
10
                  .clk(clk),
                  .divideby2 (divideby2),
11
12
                  .divideby4(divideby4),
                  .divideby8 (divideby8),
13
14
                  .divideby16(divideby16),
                  .rst(rst)
15
16
             );
17
18 🖨
             initial begin
19
                  clk = 0;
20
21
                  rst = 0;
22
                  #50 rst=1;
23 🖯
         end
24 🖯
              always
25 🖨
              #10 clk=~clk;
26 :
      0
      0
27 🖨
              initial
28 🖨 O
              #100 $finish;
29
30 🖨
         endmodule
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

