DAY-41 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF D FLIP-FLOP WITH SYN RST.

VERILOG CODE:--

TESTBENCH CODE:--

```
1 👨
        module dffsynrst_tb;
 2
3
            reg clk, rst, d;
            wire q;
5
 6
            dffsynrst dff_inst (clk,rst,d,q);
7
8
            always #5 clk = ~clk;
9 ¦
10 🖯 🔾
           initial begin
11
               clk = 0;
12
13
               rst = 0;
    0
14
                d = 0;
    0
15
16
               #20 rst = 1;
17
                #20 \text{ rst} = 0;
18 ¦ O
   19
                #10 d = 1; // Apply input D = 1
20
                #10 d = 0; // Apply input D = 0
21 | 0
22 0
               #20 d = 1; // Apply input D = 1
                #20 d = 1; // Apply input D = 1
23
24
25 0
               #20 d = 0; // Apply input D = 0
26 0
                \sharp 20 d = 1; // Apply input D = 1
27
                 $finish;
28 🖨
            end
29 | 0
     0
30
31 ⊖ O⇒endmodule
```

WAVEFORM:--



SCHEMATIC:--

