DAY-11 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF 1:2 DEMUX.

VERILOG CODE:---

```
module demuxtwo(i,e,s0,y0,y1);
input i,e,s0;
output y0,y1;

assign y0=e&~s0;
assign y1=e&s0;

endmodule

endmodule
```

TESTBENCH CODE:---

```
1 😓
        module demuxtwo tb();
 2 :
 3
        reg i,e,s0;
        wire y0, y1;
 4 1
 5 !
        demuxtwo dut(i,e,s0,y0,y1);
 6 1
7 🖨
        initial begin
 8
9 | O |e=0;s0=0;i=1;
10
11 | 0 #10
    O e=0;s0=1;i=1;
12
13
    O #10
14 !
15 | O | e=1;s0=0;i=1;
16
17 | 0 #10
    O e=1;s0=1;i=1;
18
19 i
   O⇒$finish;
20 :
21 🛆
        end
22 1
23 !
        endmodule
24 🖨
```

WAVEFORM:---

Name	Value	0.000 ns 10.000 ns 20.000 ns
₩ i	1	
₩ e	1	
₩ s0	1	
™ y0	1	
™ y1	0	

SCHEMATIC:---

