DAY-73 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF 4-BIT SERIAL IN SERIAL OUT (SISO).


VERILOG CODE:--

```
1 module siso (
        input wire clk,
 3 ¦
        input wire rst,
        input wire shift in,
 5 ¦
       output wire shift out
 6 ;
 7 reg [3:0] q;
 8
 9  always @(posedge clk ) begin
10 🗇
            if (rst) begin
11
12
               q <= 4'b0000;
13 🗎
            end
14
15
            else
16 🖯
            begin
17 !
                q <= {shift_in, q[3:1]};</pre>
18 🖒
            end
19 🖨
       end
20
21
       assign shift_out = q[0];
22
23 @ endmodule
24
```

TESTBENCH CODE:---

```
1 module tb_siso();
 2 reg clk;
 3 | reg rst;
 4 reg shift in;
 5 | wire shift_out;
 6
    siso uut (
 7
8 !
            .clk(clk),
 9
            .rst(rst),
            .shift_in(shift_in),
10
11
            .shift out(shift out)
12
       );
13 🖯 initial begin
14 !
           clk = 0;
15
           forever #5 clk = ~clk;
16 🖨
       end
17 □ initial begin
18
           rst = 0;
19 i
           shift in = 0;
20 | #10;
21
           rst = 1;
22 i
           #10;
23 :
            rst = 0;
24 | shift_in = 1; #10;
25 i
           shift in = 0; #10;
           shift in = 1; #10;
26
27
            shift_in = 1; #10;
28 | #100;
29 | $stop;
30 🖨
        end
31 endmodule
```

WAVEFORM:----



SCHEMATIC:-----

