DAY-6 #100DAYSRTL

AIM:--IMPLEMENTATION OF 1-BIT COMPARATOR IN VERILOG.

VERILOG RTL CODE:--

```
module com (a,b,a_equal_b,a_less_b,a_greater_b);

input a,b;

output a_equal_b,a_less_b,a_greater_b;

assign a_equal_b = (a == b);

assign a_less_b = (a < b);

assign a_greater_b = (a > b);

endmodule

endmodule
```

TESTBENCH CODE:--

```
1 🖨
       module com_tb();
3
       reg a,b;
       wire a_equal_b,a_less_b,a_greater_b;
       com dut(a,b,a_equal_b,a_less_b,a_greater_b);
       initial begin
8
9 | O a=0;b=0;
10
11 | 0 |#10
    O a=0;b=1;
13
14 0 #10
    O a=1;b=0;
15
16
    O #10
17 !
18
    O a=1;b=1;
19
20 @ |end
21
22
23 🖯
       endmodule
24
```

WAVEFORM:--

Name	Value	0.000 ns	5.000 ns	10.000 ns	15.000 ns	20.000 ns	25.000 ns
¹ a	0						
₩ b	0						
a_equal_b	1						
a_less_b	0						
🌡 a_greater_b	0						

SCHEMATIC:--

