

# DAY-90

## #100DAYSOFRTL

**AIM:---** IMPLEMENTATION OF FREQUENCY DIVIDER BY EVEN NUMBER


**VERILOG CODE:--**

```
1 module d_ff(  
2     input in,  
3     input clk,  
4     input rst,  
5     output reg q,  
6     output qbar  
7 );  
8     assign qbar=~q;  
9     always@(posedge clk, posedge rst)  
10 begin  
11     if(rst)  
12         q<= 0;  
13     else  
14         q <=in;  
15     end  
16 endmodule  
17  
18 module freq_by2(  
19     input clk,reset,  
20     output q,qn  
21 );  
22  
23     wire t;  
24     d_ff d1(t,clk,reset,q,qn);  
25     assign t = qn;  
26  
27 endmodule
```

## TESTBENCH CODE:---

```
1 module tb_freq_by2;
2
3     reg clk;
4     reg reset;
5
6     wire q;
7     wire qn;
8
9     freq_by2 uut (
10         .clk(clk),
11         .q(q),
12         .qn(qn),
13         .reset(reset)
14     );
15
16     initial begin
17
18         clk = 0;
19         reset = 1;
20
21         #10;
22         reset = 0;
23
24
25     end
26
27     always
28     begin
29         clk = ~clk;
30         #20;
31     end
32
```

## WAVEFORM:-----



## SCHEMATIC BLOCK :-----

