


DAY-45

#100DAYSOFRTL

PROBLEM STATEMENT:--

1.

Implement the following circuit:



Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input clk,  
3     input in,  
4     output out);  
5  
6     always@(posedge clk)  
7         begin  
8  
9             out<=out^in;  
10  
11         end  
12 endmodule  
13
```

Submit

Submit (new window)

Upload a source file... ▾

exams/m2014_q4d — Compile and simulate

Running Quartus synthesis. [Show Quartus messages...](#)

Running ModelSim simulation. [Show Modelsim messages...](#)

Status: Success!

You have solved 77 problems. [See my progress...](#)