

DAY-99

#100DAYSOFRTL

AIM:--- IMPLEMENTATION OF ENABLE SHIFT REGISTER USING FSM.


VERILOG CODE:--

```
1 module top_module (  
2     input clk,  
3     input reset,  
4     output reg shift_ena  
5 );  
6  
7     localparam IDLE      = 3'b000,  
8         ENABLE_1 = 3'b001,  
9         ENABLE_2 = 3'b010,  
10        ENABLE_3 = 3'b011,  
11        ENABLE_4 = 3'b100;  
12  
13    reg [2:0] state, next_state;  
14  
15    always @(posedge clk) begin  
16        if (reset) begin  
17            state <= ENABLE_1;  
18        end  
19        else begin  
20            state <= next_state;  
21        end  
22    end  
23  
24    always @(*) begin  
25        case (state)  
26            ENABLE_1: next_state = ENABLE_2;  
27            ENABLE_2: next_state = ENABLE_3;  
28            ENABLE_3: next_state = ENABLE_4;  
29            ENABLE_4: next_state = IDLE;  
30            default:  next_state = IDLE;  
31        endcase  
--    end
```

TESTBENCH CODE:---

```
1 module tb_top_module;
2
3     reg clk;
4     reg reset;
5     wire shift_ena;
6
7     top_module uut (
8         .clk(clk),
9         .reset(reset),
10        .shift_ena(shift_ena)
11    );
12
13    initial begin
14        clk = 0;
15        forever #5 clk = ~clk;
16    end
17
18    initial begin
19        reset = 1;
20        #10 reset = 0;
21        #100 $finish;
22    end
23
24    initial begin
25
26        $monitor("Time: %0t | reset: %b | shift_ena: %b", $time, reset, shift_ena);
27    end
28
29 endmodule
30
```

WAVEFORM:-----



SCHEMATIC BLOCK :-----

