

DAY-9

#100DAYSOFRTL

Implement the following circuit:

1.

in ————— out

Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input in,  
3     output out);  
4  
5     assign out=in;  
6  
7 endmodule  
8
```

Submit

Submit (new window)

Upload a source file... ▾

exams/m2014_q4h — Compile and simulate


Running Quartus synthesis. [Show Quartus messages...](#)

Running ModelSim simulation. [Show Modelsim messages...](#)

Status: Success!

You have solved 38 problems. [See my progress...](#)

2. Implement the following circuit:



Write your solution here

[Load a previous submission] [Load](#)

```
1 module top_module (  
2     output out);  
3  
4     assign out=1'b0;  
5  
6 endmodule  
7
```

[Submit](#)

[Submit \(new window\)](#)

[Upload a source file...](#)

exams/m2014_q4i — Compile and simulate

Running Quartus synthesis. [Show Quartus messages...](#)

Running ModelSim simulation. [Show Modelsim messages...](#)

Status: Success!

You have solved 39 problems. [See my progress...](#)

Warning messages that may be important


Quartus messages ([Show all](#))

Warning (13024): Output pins are stuck at VCC or GND

This warning says that an output pin never changes (is 'stuck'). This can sometimes indicate a bug if the output pin shouldn't be a constant. If this pin is not supposed to be constant, check for bugs that cause the value being assigned to never change (e.g., `assign a = x & ~x;`)

Implement the following circuit:

3.



Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input in1,  
3     input in2,  
4     output out);  
5  
6     nor(out, in1, in2);  
7  
8 endmodule  
9
```

Submit

Submit (new window)

Upload a source file... ▾

exams/m2014_q4e — Compile and simulate

Running Quartus synthesis. [Show Quartus messages...](#)

Running ModelSim simulation. [Show Modelsim messages...](#)

Status: Success!

You have solved 40 problems. [See my progress...](#)

4.

Implement the following circuit:



Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input in1,  
3     input in2,  
4     output out);  
5  
6     and(out,in1,~in2);  
7  
8 endmodule  
9
```

Submit

Submit (new window)

Upload a source file... ▾

exams/m2014_q4f — Compile and simulate

Running Quartus synthesis. [Show Quartus messages...](#)


Running ModelSim simulation. [Show Modelsim messages...](#)

Status: Success!

You have solved 41 problems. [See my progress...](#)

5.

Implement the following circuit:



Write your solution here

[Load a previous submission] [Load](#)

```
1 module top_module (  
2     input in1,  
3     input in2,  
4     input in3,  
5     output out);  
6  
7 wire t1;  
8  
9     xnor(t1,in1,in2);  
10    xor(out,t1,in3);  
11  
12 endmodule  
13
```

[Submit](#)

[Submit \(new window\)](#)

[Upload a source file...](#)

exams/m2014_q4g — Compile and simulate

Running Quartus synthesis. [Show Quartus messages...](#)

Running ModelSim simulation. [Show Modelsim messages...](#)

Status: Success!

You have solved 42 problems. [See my progress...](#)