

DAY-84

#100DAYSOFRTL

AIM:--- IMPLEMENTATION OF CLOCK DIVIDER.


VERILOG CODE:--

```
1 module clockdivider(clk,divideby2,divideby4,divideby8,divideby16,rst);
2     input clk,rst;
3     reg [3:0]count;
4     output reg divideby2,divideby4,divideby8,divideby16;
5     always@(posedge clk)
6     begin
7         if(rst==0)
8             count=4'b0000;
9         else
10            count=count+1;
11            divideby2=count[0];
12            divideby4=count[1];
13            divideby8=count[2];
14            divideby16=count[3];
15    end
16 endmodule
```

TESTBENCH CODE:---

```
1 module clockdivider_tb;
2   reg clk;
3   reg rst;
4   wire divideby2;
5   wire divideby4;
6   wire divideby8;
7   wire divideby16;
8
9   clockdivider uut (
10      .clk(clk),
11      .divideby2(divideby2),
12      .divideby4(divideby4),
13      .divideby8(divideby8),
14      .divideby16(divideby16),
15      .rst(rst)
16   );
17
18   initial begin
19
20      clk = 0;
21      rst = 0;
22      #50 rst=1;
23   end
24   always
25      #10 clk=~clk;
26
27   initial
28      #100 $finish;
29
30 endmodule
```

WAVEFORM:-----



SCHEMATIC BLOCK :-----

