DAY-54 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF SR FLIP-FLOP USING JK FLIP-FLOP.


VERILOG CODE:--

```
1 😓
         module sr_flipflop( input clk, s, r,output reg q, qbar);
 3 ⊝ ○
            always @ (posedge clk)
            begin
     0
                q=1'b0;
                qbar = 1'b1;
8 🖨 🔾
                case ({s, r})
 9 🖨
                    2'b00: begin
     0
10
                         q <= q;
11 🖨 🔘
                        qbar <= qbar;end
12 🖨
                     2'b01: begin
13
                        q \le 1'b_0;
14 🖨 🔘
                         qbar <= 1'b1;end
15 🖯 🔘
                     2'b10: begin
                        q \le 1'b1;
                         qbar <= 1'b0;end
     0
                     2'b11: begin
19
                         q <= 1'b1;
20 🗇
                        qbar <= 1'b0;end
21 🖒
                endcase
22 🖨 🔾
             end
23 🖰 O endmodule
24 🖨
        module sr_to_jk(
2.5
           input clk,j,k,
26
            output q, qbar);
27
28
             wire s, r;
            assign s = qbar & j;
             assign r = q & k;
             sr flipflop srff (clk, s, r, q, qbar);
35 🖯
         endmodule
     0
     \circ
```

TESTBENCH CODE:--

```
1 😓
        module sr_to_jk_test();
            reg j, k, clk;
2 !
3 ¦
            wire q, qbar;
5 ¦
            sr_to_jk dut (clk,j,k,q,qbar);
6 🖨
            initial
7 🖨 O
           clk = 0;
8 !
            always #5 clk = ~clk;
9
10
11 🖯
            initial begin
12
13
                j = 0; k = 0; #10;
14 !
    0
                j = 0; k = 1; #10;
15
16
                j = 1; k = 0; #10;
17 !
                j = 1; k = 1; #10;
18
19 0
                #20;
20 !
    O⇒$finish;
21
22 🖨
         end
23 🖨
         endmodule
24
```

WAVEFORM:--



SCHEMATIC:-

