## DAY-85 #100DAYSOFRTL

**AIM:---** IMPLEMENTATION OF CLOCK BUFFER.

**VERILOG CODE:--**

```
module clock_buffer(mclk,bclk);

input mclk;

uutput bclk;


buf b1(bclk,mclk);

endmodule
```

## **TESTBENCH CODE:---**

```
module clock_buffer_tb();
 1 🔅
 2 🖯
         reg mclk;
 3
         wire bclk;
 4 1
         realtime t1, t2, t3, t4, t5, t6;
         parameter T=10;
 6
         clock buffer dut(mclk,bclk);
 7 🖯
        initial
         begin
 8 🖯
     O mclk=1'b0;
     O forever #(T/2) mclk=~mclk;
10
11 🗎
        end
12 🖨
         task master;
13 🖯
         begin
     O (@(posedge mclk) t1=$realtime;
14 !
     O @(posedge mclk) t2=$realtime;
     O t3=t2-t1;
16
         end
17 🗇
18 🖨
         endtask
19 i
20 🗔
        task bufout;
        begin
21
    O (posedge bclk) t4=$realtime;
22
     O @(posedge bclk) t5=$realtime;
     O t6=t5-t4;
24
         end
25
26 🖨
         endtask
27
28 🖨
        task freq phase;
29 !
        realtime f,p;
30 🖨
         begin
31 Of=t6-t3;
```

## WAVEFORM:----



## **SCHEMATIC BLOCK:-----**

