DAY-36 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF SR FLIP-FLOP WITHOUT RESET .

VERILOG CODE:--

```
1 🖯
       module srffnand(
            input clk, s, r,
 3 ¦
            output reg q
        );
 5
 6 O always @ (posedge clk) begin
 7 🖕
           case({s,r})
                2'b00: q <= q; // No change
9 |
                2'b01: q <= 0; // Reset
                2'b10: q <= 1; // Set
11 0
                2'b11: q <= 1'bx; // Invalid state
12 A
            endcase
13 🖨
     end
14 !
      endmodule
15 🛆
16
```

TESTBENCH CODE:--

```
module srffnand_tb();
1 🖯
       reg clk, s, r;
3
4
        wire q;
        srffnand dut (clk,s,r,q);
6
7
  O always #5 clk = ~clk;
9
10 🖨
     initial begin
       clk = 0;
11
    O s = 0;
12
    O r = 0;
13
14
  0 #10 s = 0; r = 1;
15
       #10 s = 0; r = 0;
16
       #10 s = 0; r = 1;
17
    0
           #10 s = 1; r = 0;
18
19 i
        #10 s = 1; r = 1;
  ○⇒ $finish;
20
21 🖨
        end
22
23 🗀
     endmodule
24
```

WAVEFORM:--



SCHEMATIC:--

