DAY-99 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF ENABLE SHIFT REGISTER USING FSM.


VERILOG CODE:--

```
module top module (
           input clk,
            input reset,
            output reg shift_ena
        );
                           = 3'b000,
            localparam IDLE
                      ENABLE_1 = 3'b001,
9
                      ENABLE_2 = 3'b010,
10
                      ENABLE 3 = 3'b011,
                      ENABLE 4 = 3'b100;
11
12
13
           reg [2:0] state, next_state;
14
15 🖯 🔘
         always @(posedge clk) begin
16 🖯 🔾
              if (reset) begin
17 O
                   state <= ENABLE 1;
18 🛆
19 🖯
               else begin
20 0
                  state <= next_state;
21 🖒
               end
22 🖨
            end
23 !
24 🖯 🔘
            always @(*) begin
25 🖯 🔾
               case (state)
26 O
                  ENABLE_1: next_state = ENABLE_2;
27
    0 :
                  ENABLE 2: next state = ENABLE 3;
28
    0
                   ENABLE_3: next_state = ENABLE_4;
29 . 0
                   ENABLE 4: next state = IDLE;
30 ¦ O
                   default: next_state = IDLE;
31 🖨
               endcase
```

TESTBENCH CODE:---

```
1 😓
        module tb_top_module;
 3
           reg clk;
4
5
6
7
8
           reg reset;
           wire shift_ena;
           top_module uut (
               .clk(clk),
 9 ¦
               .reset(reset),
10
11
12
               .shift_ena(shift_ena)
           );
13 🖨
           initial begin
14 O O
            clk = 0;
              forever #5 clk = ~clk;
16 🖨
17
18 🖨
           initial begin
19 | 0
           reset = 1;
#10 reset = 0;
20 O
#100 $finish;
22 🖨
23
24 🖨
           initial begin
25 O
               $monitor("Time: %0t | reset: %b | shift_ena: %b", $time, reset, shift_ena);
27 🖒
28
29 🖨
        endmodule
30
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

