

# DAY-77

## #100DAYSOFRTL

**AIM:---** IMPLEMENTATION OF UNIVERSAL SHIFT REGISTER .


**VERILOG CODE:--**

```
1 module universal_shift_reg(input clk,rst,[1:0]mode,[3:0]d_in, output reg[3:0]d_out);
2 // wire [1:0]mode;
3 // wire [3:0]d_in;
4
5 always @(posedge clk)
6 begin
7     if(rst)
8         d_out <= 0;
9     else
10        begin
11            case(mode)
12                2'b00 : d_out <= d_out; // locked mode, do nothing
13                2'b01 : d_out <= {d_in[0], d_in[3:1]}; //right_shift;
14                2'b10 : d_out <= {d_in[2:0], d_in[3]}; //left_shift;
15                2'b11 : d_out <= d_in; // parallel in parallel out
16            endcase
17        end
18    end
19
20 endmodule
```

## TESTBENCH CODE:---

```
1 module universal_shift_reg_tb();
2     reg clk,rst;
3     reg [1:0]mode;
4     reg [3:0]d_in;
5     wire [3:0]d_out;
6
7     ///Instantiation
8     universal_shift_reg usr(clk,rst,mode,d_in,d_out);
9
10    ///clock Initialization
11    initial...
12
13
14
15
16
17
18
19    task initialize();...
20
21
22
23    task reset();
24    begin
25        @(negedge clk)
26        rst = 1'b1;
27        @(negedge clk)
28        rst = 1'b0;
29    end
30    endtask
31
32    task inputs(input [3:0]i);...
33
34
35
36    initial
37    begin...
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58    initial #110 $finish;
59
60    endmodule
```

## WAVEFORM:-----



## SCHEMATIC BLOCK :-----

