DAY-77 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF UNIVERSAL SHIFT REGISTER .

VERILOG CODE:--

```
10
         module universal_shift_reg(input clk,rst,[1:0]mode,[3:0]d_in, output reg[3:0]d_out);
// vire [1:0]mode;
 20
         // wire [3:0]d_in;
 30
 4
 5 🖯 🔾 always 8 (posedge clk)
 60
            begin
 70 0
             if (rst)
8 0
                 d_out <= 0;
100
                begin
110 0
                   case (mode)
12 | O
13 | O
14 | O
15 | O
                   2'b00 : d_out <= d_out;
                                                  // locked mode, do nothing
                   2'b01 : d out <= (d in[0], d in[3:1]);//sight_shift;
2'b10 : d out <= (d in[2:0], d in[3]);//left_shift;
                   2'bll : d_out <= d_in;
                                                   // persilel in parallel out
160
                   endcase
17 (9)
                 end
190
            end
19
20 0
          endmodule
```

TESTBENCH CODE:---

```
1 🖯
        module universal_shift_reg_tb();
 2 !
         reg clk,rst;
         reg [1:0]mode;
 3
         reg [3:0]d_in;
 4
 5
         wire [3:0]d out;
 7
        ///Instantiation
 8
        universal_shift_reg usr(clk,rst,mode,d_in,d_out);
9
        ///clock Initialization
10
        initial...
11 🕀
17
18
        task initialize();...
19 🕀
22
23 🖯
       task reset();
24 🖯
        begin
25
         @(negedge clk)
26 orst = 1'b1;
27 ! O !
         @(negedge clk)
28 ¦ O
         rst = 1'b0;
29 🖨 🔘 end
30 🗇
        endtask
31
32 ⊕
        task inputs(input [3:0]i);...
35 ¦
36 🖯
       initial
37 ⊞ O begin...
     \circ
     O initial #110 $finish;
58
     0
59 i
60 🖨
```

WAVEFORM:----



SCHEMATIC BLOCK:-----

