


DAY-46

#100DAYSOFRTL

PROBLEM STATEMENT:--

1.

Implement the following circuit:



Write your solution here

[Load a previous submission] [Load](#)

```
1 module top_module (  
2     input clk,  
3     input d,  
4     input r,    // synchronous reset  
5     output q);  
6  
7     always@(posedge clk)  
8     begin  
9         if(r)  
10            q<=0;  
11        else  
12            q<=d;  
13    end  
14 end  
15 endmodule  
16
```

[Submit](#)

[Submit \(new window\)](#)

[Upload a source file...](#)

exams/m2014_q4c — Compile and simulate

Running Quartus synthesis. [Show Quartus messages...](#)

Running ModelSim simulation. [Show Modelsim messages...](#)

Status: Success!

You have solved 78 problems. [See my progress...](#)