

## DAY-38

### #100DAYSOFRTL

**AIM:--IMPLEMENTATION OF JK FLIP-FLOP WITHOUT RST.**

**VERILOG CODE:--**

```
1 module jkffwithoutrst( clk,j,k,q);
2
3     input clk,j,k;
4     output reg q;
5
6     always @(posedge clk)
7     begin
8         case({j,k})
9             2'b00:q<=q;
10            2'b01:q<=0;
11            2'b10:q<=1;
12            2'b11:q<=~q;
13
14            default q<=q;
15
16
17        endcase
18    end
19 endmodule
20
```

## TESTBENCH CODE:--

```
1 module jkffwithoutrst_tb();
2
3     reg clk, j, k;
4     wire q;
5
6
7     jkffwithoutrst dut (clk,j,k,q);
8
9
10    always #5 clk = ~clk;
11
12
13    initial begin
14
15        clk = 0; j = 0; k = 0;
16        #10 j = 0; k = 1;
17        #10 j = 0; k = 0;
18        #10 j = 1; k = 1;
19        #10 j = 0; k = 1;
20        #10 j = 1; k = 0;
21        #10 j = 1; k = 1;
22    $finish;
23    end
24
25 endmodule
26
```

## WAVEFORM:--



## SCHEMATIC:--

