DAY-60 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF SR FLIP-FLOP USING D FLIP-FLOP.

VERILOG CODE:--

```
module d_flipflop(input clk,d,output reg q,qbar);
2 🖯 🔘 |always@(posedge clk)
3 🖨
        begin
     ○ 'q<=d;</p>
     O |qbar<=~d;
7
        end
8 🗇
9 🖨
       endmodule
10 '
11 ⊖
       module d to sr(input clk,s,r,output q,qbar);
12
        wire d;
13
14 !
    O assign d= s+(~r)&qbar;
15
        d_flipflop dff(clk,d,q,qbar);
16
17 🗇
        endmodule
18
```

TESTBENCH CODE:--

```
1 \(\begin{align*}
\text{ module d_to_sr_tb();}
\end{align*}
     reg clk,s,r;
 3 wire q,qbar;
 4
 5 | srff dut (clk,s,r,q,qbar);
 6
 7
 8 | always #5 clk = ~clk;
 9
10 
otin  initial begin
11 | clk = 0;
     s = 0;
12
13 | r = 0;
14
15
           #10; s = 0; r = 1;
          #10 ; s = 0; r = 0;
16
17 :
          #10 ;s = 0; r = 1;
          #10 ;s = 1; r = 0;
18
19 i
          #10 ; s = 1; r = 1;
           $finish;
20 ;
21
22
23
24 🖨 end
25 \(\hat{\text{\text{\text{\text{endmodule}}}}\)
26
```

WAVEFORM:--



SCHEMATIC:-

