

DAY-75

#100DAYSOFRTL

AIM:--- IMPLEMENTATION OF 4-BIT PARALLEL IN SERIAL OUT (PISO).


VERILOG CODE:--

```
1  module piso (  
2      input clk,  
3      input rst,  
4      input load,  
5      input [3:0] parallel_in,  
6      output shift_out  
7  );  
8  
9      reg [3:0] shift_reg;  
10     always @(posedge clk) begin  
11         if (rst) begin  
12             shift_reg <= 4'b0000;  
13         end else if (load) begin  
14             shift_reg <= parallel_in;  
15         end else begin  
16             shift_reg <= {shift_reg[2:0], 1'b0};  
17         end  
18     end  
19  
20     assign shift_out = shift_reg[0];  
21  
22 endmodule  
23
```

TESTBENCH CODE:---

```
1 module piso_tb;
2
3     reg clk;
4     reg rst;
5     reg load;
6     reg [3:0] parallel_in;
7     wire shift_out;
8
9     piso uut (
10         .clk(clk),
11         .rst(rst),
12         .load(load),
13         .parallel_in(parallel_in),
14         .shift_out(shift_out)
15     );
16
17
18     always #5 clk = ~clk;
19
20
21     initial begin
22         clk = 0;
23         rst = 1;
24         load = 0;
25         parallel_in = 4'b0000;
26
27         #10 rst = 0;
28
29         #10 load = 1;
30         parallel_in = 4'b1011;
31
32         #10 load = 0;
```

WAVEFORM:-----



SCHEMATIC BLOCK :-----

