DAY-4 #100DAYSRTL

AIM:--IMPLEMENTATION OF FULL SUBTRACTOR IN VERILOG.

VERILOG RTL CODE:--

```
module full_sub(a,b,bin,diff,bor);

module full_sub(a,b,bin,diff,bor);

input a,b,bin;

output diff,bor;

assign diff =a^b^bin;

assign bor =(~a&b)|(bin&(a~^b));


endmodule

endmodule
```

TESTBENCH CODE:--

```
1 🖯
        module full_add_tb();
 2 !
 3 ¦
       reg a,b,bin;
       wire diff,bor;
 5
 6
       full_sub dut (a,b,bin,diff,bor);
 7 :
8 🖃
       initial
9 🖨
       begin
10
11 | O a=0;b=0;bin=0;#10;
    O a=0;b=0;bin=1; #10;
12
14 ¦
   O a=0;b=1;bin=1; #10;
15 | O a=1;b=0;bin=0; #10;
16 | 0 |a=1;b=0;bin=1; #10;
    O a=1;b=1;bin=0; #10;
17 !
18
    O a=1;b=1;bin=1; #10;
19
20 🗇
       end
21
       endmodule
22 🖨
23 !
```

WAVEFORM:--



SCHEMATIC:--

