DAY-70 #100DAYSOFRTL

AIM:--- IMPLEMENTATION OF 4-BIT DOWN COUNTER.


VERILOG CODE:--

```
1 🖯
        module fourbitdown( clk, rst, out);
        input clk, rst;
        output reg[3:0] out ;
 4 1
 5
     always@(posedge clk)
        begin
 8
 9 □ \if(rst==0)
10
     O out<=0;
11
12
        else
13 ♠ O out<=out-1;
14
15
16 🖯
        end
        endmodule
17 🖯
18
```

TESTBENCH CODE:---

```
module fourbitdown tb();
3
       reg clk, rst;
4
       wire out;
5
6
       fourbitdown dut ( clk, rst, out);
    O always #5 clk=~clk;
8
9
10 🖨
    initial
11 ⊖
       begin
12 | O |clk=0;rst=0;
13
14 | 0 | #10 rst=1;
15 | 0 | #10 rst=0;
16 | O #10 rst=1;
17 | O |#10 rst=0;
24
25
26 🗇
       end
27 A
       endmodule
28
```

WAVEFORM:----



SCHEMATIC:-----

