

# DAY-56

## #100DAYSOFRTL

**AIM:--IMPLEMENTATION OF T FLIP-FLOP  
USING SR FLIP-FLOP.**


**VERILOG CODE:--**

```
1 module sr_To_d(input clk,s,r,output reg q, qbar);
2 always @(posedge clk) begin
3     case ({s, r})
4         2'b00: begin
5             q <= q;
6             qbar <= qbar;end
7         2'b01: begin
8             q <= 1'b0;
9             qbar <= 1'b1;end
10        2'b10: begin
11            q <= 1'b1;
12            qbar <= 1'b0;end
13        2'b11: begin
14            q <= 1'b0;
15            qbar <= 1'b1;end
16    endcase
17 end
18 endmodule
19 module srflipflop(
20     input clk,
21     input d,
22     output reg qn,
23     output reg qnbar);
24     wire s = d;
25     wire r = ~d;
26
27     sr_To_d dut (clk, s, r, qn, qnbar);
28
29 endmodule
```

## TESTBENCH CODE:--

```
1 module sr_to_t_tb();
2     reg t,clk;
3     wire q, qbar;
4
5     sr_to_t dut (clk,t,q,qbar);
6     initial
7     clk = 0;
8     always #5 clk = ~clk;
9
10
11     initial begin
12
13         #10 t=1;
14         #10 t=0;
15         #10 t=1;
16         #10 t=0;
17
18
19         #20;
20
21     $finish;
22 end
23 endmodule
24
25
```

## WAVEFORM:--



### SCHEMATIC:-

