DAY-9 #100DAYSOFRTL

Implement the following circuit:

1.

in ——— out

```
Write your solution here

[Load a previous submission]  Load

1  module top_module (
2  input in,
3  output out);
4  assign out=in;
6  endmodule

Submit  Submit (new window)

Upload a source file...  

Very contact the submit submit
```


exams/m2014_q4h — Compile and simulate

Running Quartus synthesis. <u>Show Quartus messages...</u> Running ModelSim simulation. <u>Show Modelsim messages...</u>

Status: Success!

You have solved 38 problems. See my progress...

Implement the following circuit: 2.





exams/m2014_q4i — Compile and simulate

Running Quartus synthesis. <u>Show Quartus messages...</u>
Running ModelSim simulation. <u>Show Modelsim messages...</u>

Status: Success!

You have solved 39 problems. See my progress...

Warning messages that may be important


Quartus messages (Show all)

Warning (13024): Output pins are stuck at VCC or GND

This warning says that an output pin never changes (is "stuck"). This can sometimes indicate a bug if the output pin shouldn't be a constant. If this pin is not supposed to be constant, check for bugs that cause the value being assigned to never change (e.g., assign a = x & ~x;)

Implement the following circuit:

3.



exams/m2014_q4e — Compile and simulate

Running Quartus synthesis. <u>Show Quartus messages...</u> Running ModelSim simulation. <u>Show Modelsim messages...</u>

Status: Success!

You have solved 40 problems. See my progress...

4. Implement the following circuit:




exams/m2014_q4f — Compile and simulate

Running Quartus synthesis. <u>Show Quartus messages...</u> Running ModelSim simulation. <u>Show Modelsim messages...</u>

Status: Success!

You have solved 41 problems. <u>See my progress...</u>

Implement the following circuit:



```
Write your solution here

[Load a previous submission] ➤ Load

1 module top_module (
2 input in1,
3 input in2,
4 input in3,
5 output out);
6
7 wire t1;
8
9 xnor(t1,in1,in2);
xor(out,t1,in3);
11
12 endmodule
13

Submit Submit (new window)
```

exams/m2014_q4g — Compile and simulate

Running Quartus synthesis. <u>Show Quartus messages...</u>
Running ModelSim simulation. <u>Show Modelsim messages...</u>

Status: Success!

You have solved 42 problems. See my progress...