DAY-20 #100DAYSOFRTL

PROBLEM STATEMENT:--

1. Create a 1-bit wide, 256-to-1 multiplexer. The 256 inputs are all packed into a single 256-bit input vector. sel=0 should select in[0], sel=1 selects bits in[1], sel=2 selects bits in[2], etc.

```
Write your solution here

[Load a previous submission] 

| module top_module(
| input [255:0] in,
| 3 input [7:0] sel,
| 4 output out );
| 5 |
| 6 | assign out=in[sel];
| 7 | 8 | endmodule
| 9 |

Submit | Submit (new window)
```

mux256to1 — Compile and simulate Running Ouartus synthesis. Show Quartus messages... Running ModelSim simulation. Show Modelsim messages... Status: Success! You have solved 54 problems. See my progress...