DAY-57 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF SR FLIP-FLOP USING JK FLIP-FLOP.

VERILOG CODE:--

```
1 module jk_flipflop( input clk, j, k,output reg q, qbar);
3 🖨
       always @(posedge clk)
       begin
            q=1'b1;
 6
            qbar = 1'b1;
           case ({j, k})
8 🖯
               2'b00: begin
10
                   q <= q;
                   qbar <= qbar;end
11 🖯
12 🖯
               2'b01: begin
13
                   q <= 1'b0;
14 🖯
                   qbar <= 1'b1;end
15 🖯
               2'b10: begin
16
                   q <= 1'b1;
17 🗀
                    qbar <= 1'b0;end
18 🖨
               2'b11: begin
19 i
                   q <= 1'bx;
20 🖨
                    qbar <= 1'bx;end
21 🛆
            endcase
22 🖨
        end
23 @ endmodule
24 module jk_to_sr(
       input clk,s,r,
        output q, qbar);
27 | wire j, k;
28 | assign j = s;
        assign k = r;
30 | jk_flipflop jkff (clk, j, k, q, qbar);
31 endmodule
```

TESTBENCH CODE:--

```
1  module jk_to_sr_tb();
         reg s, r, clk;
 3 :
        wire q, qbar;
 4
        jk_to_jr dut (clk,s,r,q,qbar);
 5 !
 6 🖨
        initial
7 🖨
        clk = 0;
        always #5 clk = ~clk;
9
10 '
11 ⊖
     initial begin
12
13
            s = 0; r = 0; #10;
14 !
15
             s = 0; r = 1; #10;
             s = 1; r = 0; #10;
16 '
17 !
             s = 1; r = 1; #10;
18
19 i
            #20;
20
21 | $finish;
22 🖨 end
23 @ endmodule
24
```

WAVEFORM:--



SCHEMATIC:-

