


DAY-93

#100DAYSOFRTL

AIM:--- IMPLEMENTATION OF FINITE STATE MACHINE




VERILOG CODE:--

```
1 module top_module(  
2     input clk,  
3     input areset,  
4     input in,  
5     output out  
6 );  
7  
8     parameter A=0, B=1;  
9     reg state, next_state;  
10  
11     always @(*) begin  
12         case(state)  
13             A : next_state = (in == 1) ? A : B;  
14             B : next_state = (in == 1) ? B : A;  
15         endcase  
16     end  
17  
18     always @(posedge clk, posedge areset) begin  
19         if(areset) state <= B;  
20         else state <= next_state;  
21     end  
22  
23     assign out = (state == B);  
24  
25 endmodule
```

TESTBENCH CODE:---

```
1 module top_module_tb;
2
3     reg clk;
4     reg areset;
5     reg in;
6     wire out;
7
8     top_module uut (
9         .clk(clk),
10        .areset(areset),
11        .in(in),
12        .out(out)
13    );
14
15
16    always begin
17        #5 clk = ~clk;
18    end
19
20    initial begin...
21
22    initial begin
23        $monitor("Time: %0d, clk: %b, areset: %b, in: %b, state: %b, out: %b", $time, clk, areset, in, uut.state, out);
24    end
25
26 endmodule
27
28
29
30
31
32
```

WAVEFORM:-----



SCHEMATIC BLOCK :-----

