

# DAY-89

## #100DAYSOFRTL

**AIM:---** IMPLEMENTATION OF CLOCK PHASING


**VERILOG CODE:--**

```
1 module clk_phase(  
2     input clk,  
3     input rst,  
4     output clk_0,  
5     output clk_90,  
6     output clk_180,  
7     output clk_270  
8 );  
9     reg [1:0] count;  
10    reg div_2;  
11    always @(posedge clk or negedge rst) begin  
12        if(~rst) begin  
13            count <= 0;  
14        end else begin  
15            count <= {~count[0], count[1]};  
16        end  
17    end  
18  
19    always @(posedge clk or negedge rst) begin  
20        if (~rst) begin  
21            div_2 <= 0;  
22        end else begin  
23            div_2 = ~div_2;  
24        end  
25    end  
26  
27    assign clk_0 = count[1];  
28    assign clk_90 = count[1] ^ div_2;  
29    assign clk_180 = ~count[1];  
30    assign clk_270 = ~clk_90;  
31  
32 endmodule
```

## TESTBENCH CODE:---

```
1 module clk_phase_tb;
2     reg clk;
3     reg rst;
4     wire clk_0;
5     wire clk_90;
6     wire clk_180;
7     wire clk_270;
8
9
10    clk_phase uut
11    (
12        .clk      (clk),
13        .rst      (rst),
14        .clk_0    (clk_0),
15        .clk_90   (clk_90),
16        .clk_180  (clk_180),
17        .clk_270  (clk_270)
18    );
19
20    initial begin
21        fork
22        begin
23            clk = 0;
24            forever #5 clk = ~clk;
25        end
26        begin
27            rst = 0;
28            #20 rst = 1;
29        end
30    join
31    end
32
```

## WAVEFORM:-----



## SCHEMATIC BLOCK :-----

