

# DAY-54

## #100DAYSOFRTL

**AIM:--IMPLEMENTATION OF SR FLIP-FLOP  
USING JK FLIP-FLOP.**


**VERILOG CODE:--**

```
1 module sr_flipflop( input clk, s, r,output reg q, qbar);
2
3   always @(posedge clk)
4   begin
5       q=1'b0;
6       qbar = 1'b1;
7
8       case ({s, r})
9       2'b00: begin
10          q <= q;
11          qbar <= qbar;end
12       2'b01: begin
13          q <= 1'b0;
14          qbar <= 1'b1;end
15       2'b10: begin
16          q <= 1'b1;
17          qbar <= 1'b0;end
18       2'b11: begin
19          q <= 1'b1;
20          qbar <= 1'b0;end
21       endcase
22   end
23 endmodule
24 module sr_to_jk(
25     input clk,j,k,
26     output q, qbar);
27
28     wire s, r;
29
30     assign s = qbar & j;
31     assign r = q & k;
32
33     sr_flipflop srff (clk, s, r, q, qbar);
34
35 endmodule
```

## TESTBENCH CODE:--

```
1 module sr_to_jk_test();
2     reg j, k, clk;
3     wire q, qbar;
4
5     sr_to_jk dut (clk,j,k,q,qbar);
6     initial
7     clk = 0;
8     always #5 clk = ~clk;
9
10
11     initial begin
12
13
14         j = 0;k = 0;#10;
15         j = 0;k = 1;#10;
16         j = 1;k = 0;#10;
17         j = 1;k = 1;#10;
18
19         #20;
20
21         $finish;
22     end
23 endmodule
24
```

## WAVEFORM:--



## SCHEMATIC:-

