

# DAY-65

## #100DAYSOFRTL

### PROBLEM STATEMENT:--

1. Design a 1-12 counter with the following inputs and outputs:

Reset Synchronous active-high reset that forces the counter to 1

Enable Set high for the counter to run

Clk Positive edge-triggered clock input

Q[3:0] The output of the counter

c\_enable, c\_load, c\_d[3:0] Control signals going to the provided 4-bit counter, so correct operation can be verified.

You have the following components available:

the 4-bit binary counter (count4) below, which has Enable and synchronous parallel-load inputs (load has higher priority than enable). The count4 module is provided to you. Instantiate it in your circuit.

logic gates

module count4(

input clk,

input enable,

input load,

input [3:0] d,

output reg [3:0] Q

);

The c\_enable, c\_load, and c\_d outputs are the signals that go to the internal counter's enable, load, and d inputs, respectively. Their purpose is to allow these signals to be checked for correctness.

## Write your solution here

[Load a previous submission] ▾

Load

```
1 module top_module (  
2     input clk,  
3     input reset,  
4     input enable,  
5     output [3:0] Q,  
6     output c_enable,  
7     output c_load,  
8     output [3:0] c_d  
9 );  
10  
11     initial Q <= 1;  
12  
13     always @(posedge clk) begin  
14         if(reset | ((Q == 12) & enable)) Q <= 1;  
15         else Q <= (enable) ? Q + 1 : Q;  
16     end  
17  
18     assign c_enable = enable;  
19     assign c_load = (reset | ((Q == 12) & enable));  
20     assign c_d = c_load ? 1 : 0;  
21  
22     count4 the_counter (clk, c_enable, c_load, c_d /*, ... */ );  
23  
24 endmodule
```

Submit

Submit (new window)

## Status: Success!

You have solved 90 problems. [See my progress...](#)

### Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).

