

DAY-91

#100DAYSOFRTL

AIM:--- IMPLEMENTATION OF FREQUENCY DIVIDER BY ODD NUMBER


VERILOG CODE:--

```
1 module clk_div_by_3(  
2     input clk,  
3     output clk_out  
4 );  
5  
6     reg [1:0] state;  
7  
8     always @(posedge clk) begin  
9         case(state)  
10            2'b00: state <= 2'b01;  
11            2'b01: state <= 2'b10;  
12            2'b10: state <= 2'b00;  
13            default: state <= 2'b00;  
14        endcase  
15    end  
16  
17    assign clk_out = (state == 2'b01);  
18  
19 endmodule
```

TESTBENCH CODE:---

```
1 module clk_div_by_3_tb;
2
3     reg clk;
4     wire clk_out;
5
6     clk_div_by_3 dut(
7         .clk(clk),
8         .clk_out(clk_out)
9     );
10
11
12     initial begin
13         clk = 0;
14     end
15
16     always begin
17         clk = ~clk;
18         #20;
19     end
20
21 endmodule
```

WAVEFORM:-----



SCHEMATIC BLOCK :-----

