DAY-35 #100DAYSOFRTL

AIM:--IMPLEMENTATION OF SR LATCH USING NAND GATES.

VERILOG CODE:--

```
module srlatchnand( s,r ,q,qbar );
input s,r;

output q,qbar;

assign q=~(s & qbar);

assign qbar=~(r & q);


endmodule

endmodule
```


TESTBENCH CODE:--

```
1 🖨
       module srlatchnand tb();
      reg s,r;
3
      wire q,qbar;
5
      srlatchnand dut( s,r ,q,qbar );
6 :
8 - initial
9 begin
10
14 O #10;s=1; r=1;
15
16
17 ¦ O⇒$finish;
18
   end
19 🖨
20 @ endmodule
21
```

WAVEFORM:--



SCHEMATIC:--



AIM:--IMPLEMENTATION OF SR LATCH USING NOR GATES.

VERILOG CODE:--

```
module srlatchnor(s,r,q,qbar);

module srlatchnor(s,r,q,qbar);

input s,r;

dutput q,qbar;

output q,qbar;

assign q=~(r | qbar);

assign qbar=~(s |q);

endmodule

10
```

TESTBENCH CODE:--

```
module srlatchnor tb();
 2
 3 ¦
       reg s,r;
         wire q,qbar;
 4 i
 5 !
       srlatchnor dut (s,r,q,qbar);
 6 :
 7 :
          initial
 8 🖯
 9 🖨
         begin
10
11 | O | #10 ;s=0; r=0 ;

12 | O | #10 ;s=0; r=1 ;

13 | O | #10; s=1; r=0 ;
14 | O |#10; s=1; r=1;
15
16 O⇒$finish;
17
         end
18 🖨
19 🖨
          endmodule
20
```

WAVEFORM:--



SCHEMATIC:--

