DAY-25 #100DAYSOFRTL

PROBLEM STATEMENT:--

1. Assume that you have two 8-bit 2's complement numbers, a[7:0] and b[7:0]. These numbers are added to produce s[7:0]. Also compute whether a (signed) overflow has occurred.

```
Write your solution here

[Load a previous submission] ➤ Load

1 module top_module (
2 input [7:0] a,
3 input [7:0] b,
output [7:0] s,
5 output overflow
6 ); //
7 assign s = a + b;
8 assign overflow = ((a[7] & b[7]) & (~s[7])) + ((~a[7] & ~b[7]) & s[7]);
9
10 endmodule
11
```

Status: Success! You have solved 59 problems. See my progress... Timing diagrams for selected test cases These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit. outputs from your circuit. and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (o = correct. 1 = incorrect). **Both Coverflow** **Both Coverfl