

DAY-87

#100DAYSOFRTL

AIM:--- IMPLEMENTATION OF SIMPLE REGISTER .


VERILOG CODE:--

```
1 module simple_register #(parameter N=5) (clk,D,Q);
2 input clk;
3 input [N-1:0]D;
4 output [N-1:0] Q;
5
6 reg [N-1:0]q_next,q_reg;
7
8 always@(posedge clk)
9 begin
10     q_reg = q_next;
11 end
12
13 always@(D)
14 begin
15     q_next = D;
16 end
17
18 assign Q = q_reg;
19 endmodule
```

TESTBENCH CODE:---

```
1  module simple_register_TB();
2  localparam N = 3;
3  reg clk;
4  reg [N-1:0] D;
5  wire [N-1:0] Q;
6
7  integer value;
8
9  simple_register #(N) dut (clk,D,Q);
10
11 initial begin
12     clk = 0;
13     forever #5 clk = ~ clk; end
14
15 initial begin
16     $monitor("D=%b ----> Q=%b",D,Q);
17 end
18
19 initial begin
20     for(value = 0; value < 8; value = value + 1)
21     begin
22         D = value;
23         #10;
24     end
25     #10 $finish;
26 end
27 endmodule
28
```

WAVEFORM:-----



SCHEMATIC BLOCK :-----

