Programmability, Portability and Performance in Heterogeneous Accelerator-Based Systems

R. Govindarajan

High Performance Computing Lab. SERC & CSA, IISc govind@serc.iisc.ernet.in




Overview



- Introduction
- Challenges in Accelerator-Based Systems
- Addressing Programming Challenges
 - Managing parallelism across Accelerator cores
 - Managing data transfer between CPU and GPU
 - Managing Synergistic Execution across CPU and GPU cores
- Implementation and Evaluation
- Conclusions

Moore's Law






Source: Univ. of Wisconsin


Moore's Law: Processor Architecture Roadmap





Multicores: The "Right Turn"






Source: LinusTechTips


Moore's Law: Processor Architecture Roadmap








Accelerators












Accelerator Architecture: Fermi S2050





Instruction Cache Scheduler Dispatch Dispatch Register File Core Load/Store Units x 16 Special Func Units x 4 **Interconnect Network** 64K Configurable Cache/Shared Mem **Uniform Cache**


Comparing CPU and GPU



- 8 CPU cores @ 3 GHz
- 2880 CUDA cores @ 1.67 GHz

• 380 GFLOPS

1500 GFLOPS








Rank	Site	Manufacturer	Computer	Country	Cores	Rmax [Pflops]	Power [MW]
1	National SuperComputer Center in Tianjin	NUDT	Tianhe-2, Xeon E5 2691 and Xeon Phi 31S1	China	3,120,000	33.86	17.80
2	Oak Ridge National Labs	Cray	Titan Cray XK7, Opteron 6274 (2.2GHz) + NVIDIA Kepler K-20	USA	560,640	17.59	8.20
3	Lawrence Livermore Labs	IBM	Sequoia – BlueGene/Q	USA	1,572,864	17.17	7.89
4	RIKEN Advanced Institute for Computational Science	Fujitsu	K Computer SPARC64 VIIIfx 2.0GHz, Tofu Interconnect	Japan	705,024	10.51	12.66
5	DOE/SC/ANL	IBM	BlueGene/Q Power BQC 16C/1.6 GHz	USA	786,432	8.58	3.94
6	DOE/LANL/SNL	Cray	Xeon E5-2698 v3 (2.3GHz) + Aries Interconnect	USA	301,056	8.10	
7	Swiss National Computing Centre	Cray	Xeon E5-2670 (2.6GHz) + Nvidia Kepler K20x	Swiss	115,984	6.27	2.35
8	HLRS, Stuttgart	Cray	Xeon E5-2680v3 (2.5GHz) + Aries Interconnect	Germany	196,608	5.64	

Top 500 Nov 2015 List: www.top500.org

Emergence of Accelerators





Overview



- Introduction
- Challenges in Accelerator-Based Systems
- Addressing Programming Challenges
 - Managing parallelism across Accelerator cores
 - Managing data transfer between CPU and GPU
 - Managing Synergistic Execution across CPU and GPU cores
- Implementation and Evaluation
- Conclusions

@ RG@SERC,IISc

Accelerator Programming: Good News




- Emergence of Programming Languages for GPUs/Accelerators
 - > CUDA, OpenCL, OpenACC
 - Efficient, but low programmability
- Growing collection of code base
 - CUDAzone
 - Packages supporting GPUs by Software Vendors
- Impressive performance
- What about Programmability and Portability while retaining Performance?

Handling the Multicore Challenge



- Shared and Distributed Memory Programming Languages
 - ➤ OpenMP, MPI
 - Scaling w.r.t. no. of cores
- New Parallel Languages (partitioned global address space languages)
 - > X10, UPC, Chapel, ...
 - Higher programmability but, perf. and applicability to accelerators are issues



Source: Top500.org


Accelerator Programming: Boon or Bane



- Challenges in programming Accelerators
 - Managing parallelism across various cores
 - Task, data, and thread-level parallelism
 - Efficient partitioning of work across different devices
 - Transfer of data between CPU and Accelerator
 - Managing CPU-Accelerator memory bandwidth efficiently
 - Efficient use of different types of memory (Device memory, Shared Memory, Constant and Texture Memory, ...)
 - Synchronization across multiple cores/devices


What Parallelism(s) to Exploit?





Our Approach





@ RG@SERC,IISc

Overview



- Introduction
- Challenges in Accelerator-Based Systems
- Addressing Programming Challenges
 - Managing parallelism across Accelerator cores
 - Managing data transfer between CPU and GPU
 - Managing Synergistic Execution across CPU and GPU cores
- Implementation and Evaluation
- Conclusions

Programming Heterogeneous Systems: Our Contributions




- 1. Managing parallelism across Accelerator cores
 - Identifying and exposing implicit parallelism (MATLAB, StreamIT)
 - Software Pipelining in StreamIT
- 2. Managing data transfer between CPU and GPU
 - Compiler Scheme (MATLAB)
 - Hybrid Scheme (X10-CUDA)
- Managing Synergistic Execution across CPU and GPU cores
 - Profile-based partitioning (StreamIT, MATLAB)
 - Runtime mechanism for OpenCL (FluidiCL)

@ RG@SERC,IISc

1. Managing Parallelism across Cores

StreamIT Language

- Program is a hierarchical composition of three basic constructs
 - Pipeline
 - SplitJoin
 - Feedback Loop
- Program reprsents infinite stream of data and computation on them




1. Managing Parallelism across Cores


- Multithreading
 - Stream of data as multiple instances of thread data parallelism
 - Software pipelining of filters or tasks pipelined parallelism
- Task partition between GPU and CPU cores, work scheduling and processor assignment
 - Profile-based approach for task mapping
 - Takes communication bandwidth restrictions into account
 - Task parallelism

Mapping StreamIt on GPUs




Stream Graph





Mapping Stream It on GPUs





Software Pipelined Execution


MEGHA: MATLAB Execution on GPUs



```
MATLAB Program

array A[N][N];
array B[N][N];
array C[N][N]

1: tempVar0 = (B + C);
2: tempVar1 = (A + C);
3: A_1 = tempVar0 + tempVar1;
4: C 1 = A 1 * C;
```



Task Partitioning and Mapping in MATLAB Execution




```
1: tempVar0 = (B + C);

2: tempVar1 = (A + C);


3: A_1 = tempVar0 + tempVar1;

4: C_1 = A_1 * C;
```

Kernel Composition: combining IR statements into "common loops" under memory and register constraints using Clustering Methods



Data Flow Graph Construction



- Type and shape inferencing
- Scalar Reduction to reduce storage and Kernel Call overheads

```
// for GPU Execution - coalescing
for j = 1:N
  for i = 1:N
    tempVar0_s = B(i, j) + C(i, j);
    tempVar1_s = A(i, j) + C(i, j);
    A_1(i, j) = tempVar0_s+tempVar1_s;
  endfor
endfor
```

arl:

Overview



- Introduction
- Challenges in Accelerator-Based Systems
- Addressing Programming Challenges
 - Managing parallelism across Accelerator cores
 - Managing data transfer between CPU and GPU
 - Managing Synergistic Execution across CPU and GPU cores
- Implementation and Evaluation
- Conclusions

@ RG@SERC,IISc

2. Data Transfer Insertion




```
b1
                                         1: n = 100;
1: n = 100;
                         (CPU)
                                         2: A = rand(n, n);
                                    CPU
2: A = rand(n, n)
                        (CP[J)
                                          TransferToGPU(A)
                  Data transfer
   for i=7
                    required
        A =
                                    GPU
                                                          b2
                                         4: A = A * A;
   end
                                    GPU
                  Data transfer
6: print(
                                          TransferToCPU(A)
                    required
                                    CPU
                                                         b3
                                         6: print(A);
                                    CPU
```

- Data flow analysis to determine the lans of variables at the start of ea
 No data transfer required
- Edge splitting to insert necessary

Hybrid Compiler-Runtime Approach for Memory Consistency





Overview



- Introduction
- Challenges in Accelerator-Based Systems
- Addressing Programming Challenges
 - Managing parallelism across Accelerator cores
 - Managing data transfer between CPU and GPU
 - Managing Synergistic Execution across CPU and GPU cores
- Implementation and Evaluation
- Conclusions


@ RG@SERC,IISc

3. Synergistic Execution on Heterogeneous Devices



Compile-time Approaches

- Profile based scheduling of tasks on CPU and GPU cores
- Compiler analysis of CPUand GPU-friendly codes
- Compiler analysis for data partition and transfer



Software Pipelined Execution

3. Synergistic Execution on using Runtime Methods




- Different kernels execute better (faster) on different devices (CPU, GPU, Xeon Phi, ...)
- OpenCL allows different kernels to be executed on different devices
- But require programmers to specify the device for kernel execution
- Can a single OpenCL kernel transparently utilize all devices?

FluidicL: A Runtime System for Cooperative and Transparent Execution of OpenCL Programs on Heterogeneous Devices

FluidiCL Runtime






© RG@SERC,IISc

Kernel Execution




- Kernel launch is modified with a wrapper call
- Data transfers to both devices
- Two additional buffers on the GPU: one for data coming from the CPU, one to hold an original copy
- Entire grid launched on GPU
- In addition, a few workgroups, starting from end, are launched on CPU



FluidiCL: CPU+GPU+Xeon Phi



- Consider CPU + Xeon Phi as a single device and GPU as a device
- Use FluidiCL's two-device solution between the merged device and the GPU
- Use FluidiCL's two-device solution for work distribution betwn. CPU and Xeon Phi.



Overview



- Introduction
- Challenges in Accelerator-Based Systems
- Addressing Programming Challenges
 - Managing parallelism across Accelerator cores
 - Managing data transfer between CPU and GPU
 - Managing Synergistic Execution across CPU and GPU cores
- Implementation and Evaluation
- Conclusions

@ RG@SERC,IISc

Implementation & Evaluation




- Prototype Compiler Implementation: Sourceto-Source translation
 - Insertion of wrapper functions, data transfers, ...
- Use of Nvidia CUDA compiler and OpenCL Compiler
- Use of CUDA and OpenCL runtimes
- Rodinia, CUDA SDK benchmarks along with benchmarks from StreamIT and MATLAB

© RG@SERC,IISc


Compiler Framework for StreamIT





StreamIT: Experimental Results






@ RG@SERC, IISc


MATLAB Execution: Experimental Results






Compiler Framework for X10-CUDA





Automatic Memory Management






- 3.33X faster than naïve
- Comparable to hand-tuned (explicit) or better
- 1.29X faster than CGCM

Transparent Kernel Execution





- FluidiCL execution times comparable to the best of the devices
- Better than best-device performance in two applns.

Summary



- Another exciting decade is awaiting for Accelerators
- Need innovations in
 - Compilers
 - Programming Languages & Models
 - Runtime Systems
- Key Challenges are: Programmability, Portability and Performance

© RG@SERC,IISc

Acknowledgements



My Students

- Abhishek Udupa, Ashwin Prasad, Jayvant Anantpur,
 Prasanna Pandit, Radhika Sarma, Raghu Prabhakar,
 Sreepathi Pai
- Kaushik Rajan, R. Manikantan, Nagendra Gulur

Funding Agencies

- AMD, IBM, Intel, Microsoft, Nvidia

Computer System Research @HPC Lab









Dec. 2015

Thank You!!