Group 47 Yijie Zhou 260622641 Sadnan Saguif 260499660

G47\_VGA: vga generator for display

Circuit name: g47 VGA

Input(s): clock (1 bit), reset (1 bit)

Output(s): BLANKING (1 bit), ROW (10 bit), COLUMN (10 bit), HSYNC (1 bit), VSYNC (1

bit)

Component(s): 2 instances of the lpm counter from the lpm library

## **Description:**

The circuit takes 2 1-bit signals, clock and reset, as input. The outputs ROW and COLUMN signals gives the coordinates of the currently active pixel. There are two lpm\_counters in the circuit, HCounter and VCounter, use to count the horizontal position, in pixels, relative to start of the line and the vertical position relative to the frame respectively.

The outputs of the two counters are represented by the signals hount (11 bit) and vocunt (10 bit), when hount reaches 1039 (end of line) it clears the HCounter, when vocunt reaches 665 (end of frame) it clears both counters. The ROW output is equal to (vocunt - 43) to give ROW=0 at the top edge of the visible area. ROW value is 599 for all vocunt < 43 and vocunt > 642. Similarly, the COLUMN output is set to (hount - 176), to get COLUMN=0 at the left edge of the visible area. COLUMN value is 799 when hount < 176 or hount > 975.

The Vsync is 0 when 0 <= vcount < 6, else it is 1. Likewise Hsync is 0 when 0 <= vcount < 120, else it is 1. BLANKING is 0 when vcount < 43 or vcount > 642 or when hcount < 176 or hcount > 975. Otherwise, BLANKING is set to 1.

## Symbol Diagram:




Fig 1. Symbol Diagram

## **Testing & Representative Simulation**

We are using Modelsim to test the circuit. We used ModelSim to see if the the circuit behaves as defined in the description. This results are provided in the screenshots below.




Fig 2. VSYNC value is 1 when vcount reaches 6, 0 before

From figure 2 we can see that the VSYNC value is 0 for vocunt value 0-6 and it goes up to 1 when the vocunt value reaches which is what we expect. On Fig 3 (see below), it can be seen that VSYNC remains high until vocunt value is 665, once it reaches 666 the count is cleared and has value 0 and VSYNC goes back to being to being low. Also both ROW and COLUMN have the proper range (0 to 799 for COLUMN and 0 to 599 for the ROW).




Fig 3. VSYNC remains high before 666

Similarly, Fig 4 and 5 shows the shows the behaviour of the HSYNC with respect to the Hcount values. we can see that HSYNC is for hcount value 0 and until it reaches 120. When HCount reaches 120, HSYNC is high.




Fig 4




Fig 5

Figure 6, 7 and 8 shows the behaviour of the BLANKING signal regarding to visible area. We can see that BLANKING is low when vcount = 0 or hcount = 0 (Fig 6). It is high when vcount = 43 or hcount = 176 (fig 7). It is low again when vcount = 43 and hcount = 976 (Fig 8), note that in the last case it is the hcount value that triggers the BLANKING value to become low.

We also tested out the circuit using SignalTap II logic analyzer, show in Fig 9 and it too shows the expected outcomes.




Fig 6




Fig 7




Fig 8




Fig 9

## Summary of the FPGA resource utilization:




Fig 9

Figure 9 shows the summary of FPGA resource utilization.



Group Number: Group Member Name: YIJIE 2 HOUL. Group Member Name: SADNAN SWOUF VHDL for the VGA circuit 84 Student Number: 2604 99 66 C. Student Number: 260 622641

Signal Tap II testing of the VGA circuit Demonstration of the test pattern generator on a monitor SignalTap II testing of the VGA test pattern generator Functional simulation of the VGA test pattern generator Functional simulation of the VGA circuit VHDL for the VGA test pattern generator

attempt was made. A grade of 0 will be given for parts that were not done at all, or for which everything is done correctly. A grade of 1 will be given if there are significant problems, but an grade sheet. Grades for each part will be either 0, 1, or 2. A mark of 2 will be given if there is no TA signature Each part should be demonstrated to one of the TAs who will then give a grade and sign the

TA Signatures