



Course Title:	Computer Organization and Architecture
Course Number:	COE628
Semester/Year (e.g.F2016)	W2024

Instructor:	Khalid Abdel Hafeez
--------------------	---------------------

<i>Assignment/Lab Number:</i>	3
<i>Assignment/Lab Title:</i>	Program Counter and Register Set Design

<i>Submission Date:</i>	2024/02/07
<i>Due Date:</i>	2024/02/08

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Sarim	Shahwar	501109286	12	SS

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at:


<http://www.ryerson.ca/senate/current/pol60>.

Lab Objective:

The ALU is a crucial part of the CPU architecture. The primary objective of this lab is to design, implement, simulate, and test the 32-bit ALU system created. The 32-bit ALU system is composed of 1-bit, 4-bit, 16-bit and 32-bit adders/subtractors, with the use of VHDL and the Waveform generator. These adders/subtractors are a fundamental component in the architecture of a 32-bit ALU system. The lab objective is to create a fully functional ALU component, convert the component into an 8-bit operand, and test the ALU, with the use of various LED's and switches, on the FGPA board.

Experiment Details:

1-bit adder: This is the 1-bit adder function VHDL Code. The architecture of this code uses basic logical operations to calculate the 'Sum' as the exclusive OR (XOR) of the inputs and the 'Cout' as the carry-out of the addition




The screenshot shows the VHDL code for a 1-bit adder in a text editor. The code is as follows:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity fulladd is
5 port (Cin, x, y : in std_logic;
6       s, Cout : out std_logic);
7 end fulladd;
8 architecture Behavior of fulladd is
9 begin
10    s <= x xor y xor Cin;
11    Cout <= (x and y) or (Cin and x) or (Cin and y);
12 end behavior;
13
14
```

The interface on the left shows the 'Entity' tab with a hierarchy view. The interface on the right shows the 'IP Catalog' with a search bar and a list of installed IP blocks.

4-bit adder: This is the 4-bit adder function VHDL Code. The Four full adders are instantiated to create the 4-bit adder, with carries chaining between stages



The screenshot shows the VHDL code for a 4-bit adder in a text editor. The code is as follows:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity adder4 is
5 port (
6     Cin : in std_logic;
7     X,Y : in std_logic_vector(3 downto 0);
8     S : out std_logic_vector(3 downto 0);
9     Cout : out std_logic
10 );
11 end adder4;
12
13 architecture Behaviour of adder4 is
14 component fulladd
15 port (
16     Cin, x, y : in std_logic;
17     s, Cout : out std_logic
18 );
19 end component;
20
21 signal C : std_logic_vector(1 to 3);
22
23 begin
24    stage0: fulladd port map(Cin, X(0), Y(0), S(0), C(1));
25    stage1: fulladd port map(C(1), X(1), Y(1), S(1), C(2));
26    stage2: fulladd port map(C(2), X(2), Y(2), S(2), C(3));
27    stage3: fulladd port map(C(3), X(3), Y(3), S(3), Cout);
28 end Behaviour;
29
```

The interface on the left shows the 'Entity' tab with a hierarchy view. The interface on the right shows the 'IP Catalog' with a search bar and a list of installed IP blocks.

16-bit adder: This is the 16-bit adder function VHDL Code. The VHDL code is for an entity named 'adder16', which implies that it is a 16-bit adder, including a carry-in input (Cin), two 16-bit input vectors (X and Y) for the numbers to be added, a 16-bit output vector (Sum) for the resulting sum of X and Y, and a carry-out output (Cout). The carries between the stages would change, allowing for the sequential addition of each 4-bit segment along with the carry, which is forwarded from the previous stage.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity adder16 is
5  port(
6      Cin : in std_logic;
7      X,Y : in std_logic_vector(15 downto 0);
8      S : out std_logic_vector(15 downto 0);
9      Cout : out std_logic
10 );
11 end adder16;
12
13 architecture Behaviour of adder16 is
14     component adder4
15     port(
16         Cin : in std_logic;
17         X,Y : in std_logic_vector(3 downto 0);
18         S : out std_logic_vector(3 downto 0);
19         Cout : out std_logic
20     );
21 end component;
22
23 signal C : std_logic_vector(1 to 3);
24 begin
25     stage0: adder4 port map(Cin, X(3 downto 0), Y(3 downto 0), S(3 downto 0), C(1));
26     stage1: adder4 port map(C(1), X(7 downto 4), Y(7 downto 4), S(7 downto 4), C(2));
27     stage2: adder4 port map(C(2), X(11 downto 8), Y(11 downto 8), S(11 downto 8), C(3));
28     stage3: adder4 port map(C(3), X(15 downto 12), Y(15 downto 12), S(15 downto 12), Cout);
29 end Behaviour;

```

32-bit adder/subtractor: This is the 32-bit adder/subtractor function VHDL Code. This includes a single-bit standard logic input for the carry-in (Cin), two 32-bit input vectors (X and Y) representing the operands to be added, and two outputs: a 32-bit output vector (Sum) for the addition result and a standard logic output (Cout) for the carry-out. The 32-bit adder is constructed by two 16-bit adders.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity adder32 is
5  port(
6      Cin : in std_logic;
7      X,Y : in std_logic_vector(31 downto 0);
8      S : out std_logic_vector(31 downto 0);
9      Cout : out std_logic
10 );
11 end adder32;
12
13 architecture Behaviour of adder32 is
14     component adder16
15     port(
16         Cin : in std_logic;
17         X,Y : in std_logic_vector(15 downto 0);
18         S : out std_logic_vector(15 downto 0);
19         Cout : out std_logic
20     );
21 end component;
22
23 signal C : std_logic;
24 begin
25     stage0: adder16 port map(Cin, X(15 downto 0), Y(15 downto 0), S(15 downto 0), C);
26     stage1: adder16 port map(C, X(31 downto 16), Y(31 downto 16), S(31 downto 16), Cout);
27 end Behaviour;

```

8-bit adder: This is the 8-bit adder function VHDL Code. This code was created for part b of this lab, as well as to test the ALU functions on the Cyclone IV FPGA Board. This function uses two 4-bit adders ('adder4' components). The 'adder8' entity has ports for carry-in, two 8-bit input vectors, an 8-bit output vector for the sum, and carry-out. The architecture 'Behaviour' includes component declarations for 'adder4' and an internal signal for a carry action.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity adder8 is
5  Port (
6      Cin      : in  std_logic; -- Carry in
7      X        : in  std_logic_vector(7 downto 0); -- 8-bit input X
8      Y        : in  std_logic_vector(7 downto 0); -- 8-bit input Y
9      S        : out std_logic_vector(7 downto 0); -- 8-bit sum output
10     Cout     : out std_logic -- Carry out
11 );
12 end adder8;
13 architecture Behaviour of adder8 is
14     component adder4
15     port (
16         Cin      : in  std_logic;
17         X,Y      : in  std_logic_vector(3 downto 0);
18         S        : out std_logic_vector(3 downto 0);
19         Cout     : out std_logic
20     );
21 end component;
22
23     signal C : std_logic_vector(1 to 3);
24 begin
25     stage0: adder4 port map (Cin,  X(3 downto 0), Y(3 downto 0), S(3 downto 0), C(1)); -- Least significant bits (0-3) of X and Y.
26     stage1: adder4 port map (C(1), X(7 downto 4), Y(7 downto 4), S(7 downto 4), Cout); -- Most significant bits (4-7).
27 end Behaviour;
28


```

ALU: This is the full ALU program in VHDL. This code consists of the adders and subtractors sourced from the four adder/subtractor VHDL codes created previously. This includes the 1-bit, 4-bit, 16-bit, and 34-bit adder/subtractor functions. Functions such as AND, OR, addition, and subtraction operations on 32-bit system. The entity includes input ports for operands (a, b), operation selection (op), and output ports for the result (result), zero flags (zero), and carry out (cout).


```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5  use ieee.numeric_std.all;
6
7  entity alu is
8  port (
9      a      : in  std_logic_vector(31 downto 0);
10     b      : in  std_logic_vector(31 downto 0);
11     op      : in  std_logic_vector(2 downto 0);
12     result  : out std_logic_vector(31 downto 0);
13     zero    : out std_logic;
14     cout    : out std_logic
15 );
16 end alu;
17
18 architecture Behaviour of alu is
19     component adder32
20     port (
21         Cin      : in  std_logic;
22         X,Y      : in  std_logic_vector(31 downto 0);
23         S        : out std_logic_vector(31 downto 0);
24         Cout     : out std_logic
25     );
26 end component;
27
28     signal result_s : std_logic_vector(31 downto 0) := (others => '0');
29     signal result_add : std_logic_vector(31 downto 0) := (others => '0');
30     signal result_sub : std_logic_vector(31 downto 0) := (others => '0');
31     signal cout_s : std_logic := '0';
32     signal cout_add : std_logic := '0';
33     signal cout_sub : std_logic := '0';
34     signal zero_s : std_logic := '0';
35
36 begin
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99

```



Lab3_b ALU test-fixture circuit: The ALU performs operations based on the input switches' states, and the results are displayed using LEDs and the seven-segment display on the FPGA board.



```

37 SIGNAL result_from_ALU : STD_LOGIC_VECTOR(7 DOWNTO 0);
38 SIGNAL zero_from_ALU : STD_LOGIC;
39 SIGNAL cout_from_ALU : STD_LOGIC;
40
41 SIGNAL tmpInv : STD_LOGIC;
42
43 COMPONENT sevenSeg_8bit
44 PORT
45 (
46 -- 8-bit signed number input.
47 dataIn : IN STD_LOGIC_VECTOR(7 downto 0);
48 -- 7-bit segment control signals.
49 segVal1 : OUT STD_LOGIC_VECTOR(6 downto 0);
50 segVal2 : OUT STD_LOGIC_VECTOR(6 downto 0);
51 -- 1-bit sign control signal.
52 sign : OUT STD_LOGIC
53 );
54 END COMPONENT;
55
56 -----
57 -- This is where your ALU component declarations should go.
58 -----
59 COMPONENT alu
60 PORT
61 (
62 a, b : IN std_logic_vector(7 DOWNTO 0);
63 op : IN std_logic_vector(2 DOWNTO 0);
64 result : OUT std_logic_vector(7 DOWNTO 0);
65 zero : OUT std_logic;
66 cout : OUT std_logic
67 );
68 END COMPONENT;
69
70 BEGIN
71
72 --Signal routing from the input/output pins to the ALU and other

```

```

68 END COMPONENT;
69
70 BEGIN
71
72 --Signal routing from the input/output pins to the ALU and other
73 --utilities.
74 A_to_ALU <= SW(17 DOWNTO 10);
75 B_to_ALU <= SW(10 DOWNTO 3);
76 op_to_ALU <= SW(2 DOWNTO 0);
77
78 LEDG(0) <= zero_from_ALU;
79 LEDG(1) <= cout_from_ALU;
80
81 HEX2(6) <= NOT tmpInv;
82
83 --Constants
84 HEX2(5 DOWNTO 0) <= "111111";
85 HEX3(6 DOWNTO 0) <= "1111111";
86
87 sevSeg_driver_A : sevenSeg_8bit
88 PORT MAP
89 (
90 dataIn => A_to_ALU,
91 segVal1 => HEX6,
92 segVal2 => HEX7,
93 sign => LEDR(16)
94 );
95
96 sevSeg_driver_B : sevenSeg_8bit
97 PORT MAP
98 (
99 dataIn => B_to_ALU,
100 segVal1 => HEX4,
101 segVal2 => HEX5,
102 sign => LEDR(13)
103 );

```

```

96     sevSeg_driver_B : sevenSeg_8bit
97     PORT MAP
98     (
99         dataIn => B_to_ALU,
100         segVal1 => HEX4,
101         segVal2 => HEX5,
102         sign => LEDR(13)
103     );
104     sevSeg_driver_ALU : sevenSeg_8bit
105     PORT MAP
106     (
107         dataIn => result_from_ALU,
108         segVal1 => HEX0,
109         segVal2 => HEX1,
110         sign => tmpInv
111     );
112     -----
113     --This is where the ALU must be connected. The signal names should be changed to match your ALU.
114     -----
115     the_ALU : alu
116     PORT MAP
117     (
118         --Operand A
119         a => A_to_ALU,
120         --Operand B
121         b => B_to_ALU,
122         --Operation Code
123         op => op_to_ALU,
124         --ALU Result
125         result => result_from_ALU,
126         --Zero Signal
127         zero => zero_from_ALU,
128         --Cout Signal
129         cout => cout_from_ALU
130     );
131 END behavior;

```

SSEG 8-bit: The SSEG VHDL code is the 7-segment display decoder for an 8-bit function. This is used to connect the binary number and display it to the dataIn port and the two output vectors to the 7-segment display. This program was provided in the lab to allow testing on the FPGA board.

```

1  -- COE608: Computer Organization and Architecture
2  -- 7-Segment display decoder for 8-bit, 2's complement signed numbers.
3
4  -- Usage: connect the desired binary number to be displayed to dataIn and
5  -- the two output vectors to two 7-segment displays.
6
7  -- NOTE: the decoder is built for active low displays, and segVal1(0) corresponds
8  -- to led 0 in standard seven-segment displays.
9
10 LIBRARY ieee;
11 USE ieee.std_logic_1164.all;
12 USE ieee.std_logic_arith.all;
13 USE ieee.std_logic_signed.all;
14
15 ENTITY sevenSeg_8bit IS
16     PORT
17     (
18         -- 8-bit signed number input.
19         dataIn      : IN  STD_LOGIC_VECTOR(7 downto 0);
20         -- 7-bit segment control signals.
21         segVal1     : OUT STD_LOGIC_VECTOR(6 downto 0);
22         segVal2     : OUT STD_LOGIC_VECTOR(6 downto 0);
23         -- 1-bit sign control signal.
24         sign        : OUT STD_LOGIC
25     );
26 END sevenSeg_8bit;
27
28
29 ARCHITECTURE behaviour OF sevenSeg_8bit IS
30     SIGNAL numVal      : STD_LOGIC_VECTOR(6 downto 0);
31     SIGNAL numVal2     : STD_LOGIC_VECTOR(6 downto 0);
32     SIGNAL numProcess   : STD_LOGIC_VECTOR(3 downto 0);
33     SIGNAL numProcess2  : STD_LOGIC_VECTOR(2 DOWNTO 0);
34     SIGNAL signInternal : STD_LOGIC;

```



```

34   L   SIGNAL signInternal      : STD_LOGIC;
35   BEGIN
36
37       numVal <= dataIn(6 downto 0);
38       signInternal <= dataIn(7);
39       sign <= signInternal;
40
41       -- Perform the appropriate conversion if the input is negative.
42       negative_decode:
43       PROCESS (signInternal)
44       BEGIN
45           IF (signInternal = '1') THEN
46               numVal2 <= numVal - 1;
47               numProcess <= not numVal2(3 DOWNTO 0);
48               numProcess2 <= not numVal2(6 DOWNTO 4);
49           ELSE
50               numProcess <= numVal(3 DOWNTO 0);
51               numProcess2 <= numVal(6 DOWNTO 4);
52           END IF;
53       END PROCESS negative_decode;
54
55       -- Generate the first set of 7-segment control signal.
56       sevenSeg_decode2:
57       PROCESS (numProcess2)
58       BEGIN
59           CASE numProcess2 IS
60               WHEN "000" =>                --0
61                   segVal2 <= "1000000";
62               WHEN "001" =>                --1
63                   segVal2 <= "1111001";
64               WHEN "010" =>                --2
65                   segVal2 <= "0100100";
66               WHEN "011" =>                --3
67                   segVal2 <= "0110000";
68               WHEN "100" =>                --4
69                   segVal2 <= "0011001";

```

```

70                   WHEN "101" =>                --5
71                       segVal2 <= "0010010";
72                   WHEN "110" =>                --6
73                       segVal2 <= "0000010";
74                   WHEN "111" =>                --7
75                       segVal2 <= "1111000";
76           END CASE;
77
78       END PROCESS sevenSeg_decode2;
79
80       -- Generate the second set of 7-segment control signal.
81       sevenSeg_decode1:
82       PROCESS (numProcess)
83       BEGIN
84           CASE numProcess IS
85               WHEN "0000" =>                --0
86                   segVal1 <= "1000000";
87               WHEN "0001" =>                --1
88                   segVal1 <= "1111001";
89               WHEN "0010" =>                --2
90                   segVal1 <= "0100100";
91               WHEN "0011" =>                --3
92                   segVal1 <= "0110000";
93               WHEN "0100" =>                --4
94                   segVal1 <= "0011001";
95               WHEN "0101" =>                --5
96                   segVal1 <= "0010010";
97               WHEN "0110" =>                --6
98                   segVal1 <= "0000010";
99               WHEN "0111" =>                --7
100                  segVal1 <= "1111000";
101               WHEN "1000" =>                --8
102                  segVal1 <= "0000000";

```

```


103 WHEN "1001" => --9
104     segVal1 <= "0011000";
105 WHEN "1010" => --A
106     segVal1 <= "0001000";
107 WHEN "1011" => --B
108     segVal1 <= "0000011";
109 WHEN "1100" => --C
110     segVal1 <= "1000110";
111 WHEN "1101" => --D
112     segVal1 <= "0100001";
113 WHEN "1110" => --E
114     segVal1 <= "0000110";
115 WHEN "1111" => --F
116     segVal1 <= "0001110";
117 END CASE;
118
119     END PROCESS sevenSeg_decode1;
120
121 END behaviour;
122

```

Results:

ALU: The image displayed below is the waveform which was generated from the created ALU system. The ALU system has three inputs, which are denoted by ‘a,’ ‘b,’ and ‘operation (op)’. The two outputs are denoted as ‘result,’ ‘zero,’ and ‘cout’.

The way the waveform functions depends on the input values, the operation being performed, and both the ‘zero’ and ‘cout’ values which are used as a function to set all values to 0 and a carry bit.



Discussion:

The ALU system is to manage the arithmetic that takes place within a system. The values of a and b are set as unsigned and placed as values of 6 and 7. All the values that are in the operation section consist of different operations that will occur with the input values. Such operations include AND (logic), OR (logic), ADD, SUB, ROL, and ROR. In terms of the waveform, the operation begins by taking the value of 6, which is associated with “000,” and for reference, the number 7 is associated with “111”. The first operation is the OR (logical operation), which displays 7. The second operation is the ADD operation, where 7 and 6 are added together to get 13. The next few operations are followed by SUB, ROL, and ROR. The ‘cout’ value is the carry value for a digit that is below 0. At the end of the waveform, the ‘zeros’ output is high, meaning that all the corresponding values will be set to 0. It is like a reset function in the waveform.