

Course Title:	Computer Organization and Architecture
Course Number:	COE628
Semester/Year (e.g.F2016)	W2024

Instructor:	Khalid Abdel Hafeez
-------------	---------------------

Assignment/Lab Number:	4b
Assignment/Lab Title:	Data Memory Module

Submission Date:	2024/03/15
Due Date:	2024/03/15

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Sarim	Shahwar	501109286	12	SS

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a “0” on the work, an “F” in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60>.


Lab Objective:

A data path is essentially the network of hardware parts inside devices like computers or digital processors that helps data move and get processed. It's made up of various components and the links between them that transport data around the system and perform tasks on the data. Some of the components in a data path include Registers, an Arithmetic Logic Unit (ALU), Multiplexers (MUX), a Bus, a Control Unit, and a Memory interface.

Component	Description
LDAI	Load the Accumulator A immediately. Loads value directly into the accumulator register.
LDBI	Load the Accumulator B immediately. Loads value directly into the accumulator register.
STA	Store the value of the register in the memory for A.
STB	Store the value of the register in the memory for B.
LDA	Load Accumulator A. Loads value into memory.
LDB	Load Accumulator B. Loads value into memory.
LUI	Load upper immediately. Loads value into the upper half of the register.
JMP	Alter the flow of execution by setting the program counter to the address specified by the operand.
ANDI	“AND” immediate period operation between “AND” and immediate value
ADDI	adds an immediate value to the register by using a register file adder and another separate register file to store the immediate value
ORI	“OR” immediate. “OR” operation between register and immediate value
ADD	The function to add contents to registers usually registers “A” and “B”
SUB	The function to subtract contents of two registers usually registers “A” and “B”
DECA	Decrement accumulator. decrease the value in the accumulator by 1
INCA	Increments a register value by using a registered file and an adder
ROL	Rotate left. Shifts all bits in a register/memory to the Left
ROR	Rotate right, Shifts all bits in a register/ memory to the Right
CLRA	Clears accumulator “A”, sets value to 0
CLRB	Clears accumulator “B”, sets value to 0
UZE	Unsigned Zero Extension.Denoted as unsigned
LZE	Leading zero extension. add zeros to convert 8 Bits to 32 bits
RED	gets 8-bits from 32-bits

Experiment Details:

Data-Path VHDL:



The screenshot shows a VHDL code editor window titled "DataPath.vhd". The code is a VHDL entity declaration for a "DataPath" component. It includes library declarations for IEEE std_logic_1164, std_logic_arith, and std_logic_unsigned. The entity has various ports: clock signals Clk and mClk; memory control signals WEN and EN; register control signals Clr_A through Clr_IR; register outputs Out_A through Out_IR; special inputs to the PC Inc_PC; and address and data bus signals for debugging. The code uses std_logic and std_logic_vector data types.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity DataPath is
    port(
        --Clock Signal
        Clk, mClk : in std_logic;
        --Memory Signals
        WEN, EN : in std_logic;
        --Register Control Signals (CIR and LD)
        Clr_A, Ld_A : in std_logic;
        Clr_B, Ld_B : in std_logic;
        Clr_C, Ld_C : in std_logic;
        Clr_Z, Ld_Z : in std_logic;
        ClrPC, Ld_PC : in std_logic;
        ClrIR, Ld_IR : in std_logic;
        --Register Outputs
        Out_A : out std_logic_vector(31 downto 0);
        Out_B : out std_logic_vector(31 downto 0);
        Out_C : out std_logic;
        Out_Z : out std_logic;
        Out_PC : out std_logic_vector(31 downto 0);
        Out_IR : out std_logic_vector(31 downto 0);
        --Special Inputs to PC
        Inc_PC : in std_logic;
        --Address and Data Bus signals for debugging
        ADDR_OUT : out std_logic_vector(31 downto 0);
        DATA_IN : in std_logic_vector(31 downto 0);
        DATA_BUS,
```

```

37      MEM_OUT,
38      MEM_IN     : out std_logic_vector(31 downto 0);
39      MEM_ADDR   : out unsigned(7 downto 0);
40
41      --Various MUX controls
42      DATA_MUX    : in std_logic_vector(1 downto 0);
43      REG_MUX     : in std_logic;
44      A_MUX,
45      B_MUX      : in std_logic;
46      IM_MUX1    : in std_logic;
47      IM_MUX2    : in std_logic_vector(1 downto 0);
48
49      --ALU Operations
50      ALU_Op     : in std_logic_vector(2 downto 0)
51  );
52 end DataPath;
53
54
55 architecture Behavior of DataPath is
56
57  -- Components
58  -- data memory
59  component data_mem is
60  port(
61      clk      : in std_logic;
62      addr     : in unsigned(7 downto 0);
63      data_in  : in std_logic_vector(31 downto 0);
64      wen      : in std_logic;
65      en       : in std_logic;
66      data_out : out std_logic_vector(31 downto 0)
67  );
68 end component;
69
70  -- register32
71  component register32 is
72  port(
73      d        : in std_logic_vector(31 DOWNTO 0);
74      ld       : in std_logic;
75      clr      : in std_logic;
76      clk      : in std_logic;
77      Q        : out std_logic_vector(31 DOWNTO 0)
78  );
79 end component;
80
81  -- program counter
82  component pc is
83  port (
84      clr      : in std_logic;
85      clk      : in std_logic;
86      ld       : in std_logic;
87      inc      : in std_logic;
88      d        : in std_logic_vector(31 downto 0);
89      q        : out std_logic_vector(31 downto 0)
90  );
91 end component;
92
93  -- lze
94  component LZE is
95  port (
96      LZE_in   : in std_logic_vector(31 downto 0);
97      LZE_out  : out std_logic_vector(31 downto 0)
98  );
99 end component;
100
101 -- uze
102 component UZE is
103  port(
104      UZE_in   : in std_logic_vector(31 downto 0);
105      UZE_out  : out std_logic_vector(31 downto 0)
106  );
107 end component;
108

```

```

100
101    -- uze
102    component UZE is
103        port(
104            UZE_in    : in std_logic_vector(31 downto 0);
105            UZE_out   : out std_logic_vector(31 downto 0)
106        );
107    end component;
108
109    -- red
110    component RED is
111        port (
112            RED_in    : in std_logic_vector(31 downto 0);
113            RED_out   : out unsigned(7 downto 0)
114        );
115    end component;
116
117    -- mux2tol
118    component mux2tol is
119        port (
120            s         : in std_logic;
121            w0, w1   : in std_logic_vector(31 downto 0);
122            f         : out std_logic_vector(31 downto 0)
123        );
124    end component;
125
126    -- mux4tol
127    component mux4tol is
128        port(
129            s         : in std_logic_vector(1 downto 0);
130            X1, X2, X3, X4 : in std_logic_vector(31 downto 0);
131            f         : out std_logic_vector(31 downto 0)
132        );
133    end component;
134
135    -- alu
136
137    component alu is
138        port (
139            a         : in std_logic_vector(31 downto 0);
140            b         : in std_logic_vector(31 downto 0);
141            op        : in std_logic_vector(2 downto 0);
142            result   : out std_logic_vector(31 downto 0);
143            cout      : out std_logic;
144            zero     : out std_logic
145        );
146    end component;
147
148    -- Signals
149    signal IR_OUT          : std_logic_vector(31 downto 0);
150    signal data_bus_s       : std_logic_vector(31 downto 0);
151    signal LZE_out_PC       : std_logic_vector(31 downto 0);
152    signal LZE_out_A_Mux   : std_logic_vector(31 downto 0);
153    signal LZE_out_B_Mux   : std_logic_vector(31 downto 0);
154    signal RED_out_Data_Mem : unsigned(7 downto 0);
155    signal A_Mux_out        : std_logic_vector(31 downto 0);
156    signal B_Mux_out        : std_logic_vector(31 downto 0);
157    signal reg_A_out         : std_logic_vector(31 downto 0);
158    signal reg_B_out         : std_logic_vector(31 downto 0);
159    signal reg_Mux_out       : std_logic_vector(31 downto 0);
160    signal data_mem_out      : std_logic_vector(31 downto 0);
161    signal UZE_IM_MUX1_out  : std_logic_vector(31 downto 0);
162    signal IM_MUX1_out       : std_logic_vector(31 downto 0);
163    signal LZE_IM_MUX2_out  : std_logic_vector(31 downto 0);
164    signal IM_MUX2_out       : std_logic_vector(31 downto 0);
165    signal ALU_out           : std_logic_vector(31 downto 0);
166    signal zero_flag          : std_logic;
167    signal carry_flag         : std_logic;
168    signal temp               : std_logic_vector(30 downto 0) := (others => '0');
169    signal out_pc_sig         : std_logic_vector(31 downto 0);
170
171    begin
172        IR: register32 port map(
173            data_bus_s,

```

```
171     data_bus_s,
172     Ld_IR,
173     ClrIR,
174     Clk,
175     IR_OUT
176   );
177
178   LZE_PC: LZE port map(
179     IR_OUT,
180     LZE_out_PC
181   );
182
183   PC0: PC port map(
184     CLRPC,
185     Clk,
186     ld_PC,
187     INC_PC,
188     LZE_out_PC,
189     --ADDR_OUT,
190     out_pc_sig
191   );
192
193   LZE_A_Mux: LZE port map(
194     IR_OUT,
195     LZE_out_A_Mux
196   );
197
198   A_mux0: mux2tol port map(
199     A_MUX,
200     data_bus_s,
201     LZE_out_A_Mux,
202     A_Mux_out
203   );
204
205   Reg_A: register32 port map(
206     A_Mux_out,
207     Ld_A,
208     Clr_A,
209     Clk,
210     reg_A_out
211   );
212
213   LZE_B_Mux: LZE port map(
214     IR_OUT,
215     LZE_out_B_Mux
216   );
217
218   B_Mux0: mux2tol port map(
219     B_MUX,
220     data_bus_s,
221     LZE_out_B_Mux,
222     B_mux_out
223   );
224
225   Reg_B: register32 port map(
226     B_mux_out,
227     Ld_B,
228     Clr_B,
229     Clk,
230     reg_B_out
231   );
232
233   Reg_Mux0: mux2tol port map(
234     REG_MUX,
235     Reg_A_out,
236     Reg_B_out,
237     Reg_Mux_out
238   );
239
240   RED_Data_Mem: RED port map(
241     to_out
```


```

241         IR_OUT,
242         RED_out_Data_Mem
243     );
244
245     Data_mem0: data_mem port map(
246         mClk,
247         RED_out_Data_Mem,
248         Reg_Mux_out,
249         WEN,
250         EN,
251         data_mem_out
252     );
253
254     UZE_IM_MUX1: UZE port map(
255         IR_OUT,
256         UZE_IM_MUX1_out
257     );
258
259     IM_MUX1a: mux2to1 port map(
260         IM_MUX1,
261         reg_A_out,
262         UZE_IM_MUX1_out,
263         IM_MUX1_out
264     );
265
266     LZE_IM_MUX2: LZE port map(
267         IR_OUT,
268         LZE_IM_MUX2_out
269     );
270
271     IM_MUX2a: mux4to1 port map(
272         IM_MUX2,
273         reg_B_out,
274         LZE_IM_MUX2_out,
275         (temp & '1'),
276         (others => '0'),
277             (others => '0'),
278             IM_MUX2_out
279     );
280
281     ALU0: ALU port map(
282         IM_MUX1_out,
283         IM_MUX2_out,
284         ALU_Op,
285         ALU_out,
286         zero_flag ,
287         carry_flag
288     );
289
290     DATA_MUX0: mux4to1 port map(
291         DATA_MUX,
292         DATA_IN,
293         data_mem_out,
294         ALU_out,
295         (others => '0'),
296         data_bus_s
297     );
298
299     DATA_BUS <= data_bus_s;
300     OUT_A <= reg_A_out;
301     OUT_B <= reg_B_out;
302     OUT_IR <= IR_OUT;
303     ADDR_OUT <= out_pc_sig;
304     OUT_PC <= out_pc_sig;
305
306     MEM_ADDR <= RED_out_Data_Mem;
307     MEM_IN <= Reg_Mux_out;
308     MEM_OUT <= data_mem_out;
309
310     OUT_C <= carry_flag ;
311     OUT_Z <= zero_flag ;
312
313 end Behavior;


```

Results: The waveform below displays the function of the Data path VHDL code. The waveform includes the clock, the data address, the data input, the enable signal input, the write enable signal and the data output.

ADD:




ADDI:




ANDI:




CLRA:




CLRB:




DECA:




INCA:




JMP:




LDA:




LDAI:




LDB:




LDBI:




STA:




STB:




LUI:




ORI:



SUB:



ROL:



ROR:




Chart:

INST	CLR_IR// LD_IR	LD_PC// INC_PC	CLR_A// LD_A	CLR_B// LD_B	CLR_C// LD_C	CLR_Z// LD_Z	ALU_OP	EN// WEN	A/B // MUX	REG MUX	DATA MUX	IM_MUX1 // IM_MUX2
LDA	0//0	0//0	0//1	0//0	0//0	0//0	xxx	1//0	0//X	X	01	X
LDB	0//0	0//0	0//0	0//0	0//0	0//0	xxx	1//0	X//0	X	01	X
STA	0//0	0//0	0//0	0//0	0//0	0//0	xxx	1//1	X	0	X	X
STB	0//0	0//0	0//0	0//0	0//0	0//0	xxx	1//1	X	1	X	X
LDAI	0//0	0//0	0//1	0//0	0//0	0//0	xxx	X	1//X	X	X	X
LDBI	0//0	0//0	0//0	0//1	0//0	0//0	xxx	X	X//1	X	X	X
LUI	0//0	0//0	0//1	1//0	0//0	0//0	001	X	0//X	X	10	1//X
ANDI	0//0	0//0	0//1	0//0	0//1	0//1	000	X	0//X	X	10	0//01
DECA	0//0	0//0	0//1	0//0	0//1	0//1	110	X	0//X	X	10	0//10
ADD	0//0	0//0	0//1	0//0	0//1	0//1	010	X	0//X	X	10	0//00
SUB	0//0	0//0	0//1	0//0	0//1	0//1	110	X	0//X	X	10	0//00
AND	0//0	0//0	0//1	0//0	0//1	0//1	000	X	0//X	X	10	0//00
INCA	0//0	0//0	0//1	0//0	0//1	0//1	010	X	0//X	X	10	0//10
JMP	0//0	0//1	0//0	0//0	0//0	0//0	xxx	X	X	X	X	X
ADDI	0//0	0//0	0//1	0//0	0//1	0//1	010	X	0//X	X	10	0//01
ORI	0//0	0//0	0//1	0//0	0//1	0//1	001	X	0//X	X	10	0//01
ROL	0//0	0//0	0//1	0//0	0//1	0//1	100	X	0//X	X	10	0//X
ROR	0//0	0//0	0//1	0//0	0//1	0//1	101	X	0//X	X	10	0//X

CLRA	0//0	0//0	1//0	0//0	0//0	0//0	XXX	X	X	X	X	X
CLRZ	0//0	0//0	0//0	0//0	0//0	1//0	XXX	X	X	X	X	X
CLRB	0//0	0//0	0//0	1//0	0//0	0//0	XXX	X	X	X	X	X
CLRC	0//0	0//0	0//0	0//0	1//0	0//0	XXX	X	X	X	X	X
PC <= PC+4	0//0	1//1	0//0	0//0	0//0	0//0	XXX	X	X	X	X	X
IR<= M[INST]	0//1	0//0	0//0	0//0	0//0	0//0	XXX	X	X	X	00	X
IR[15,0]	0//0	1//0	0//0	0//0	0//0	0//0	XXX	X	X	X	X	X

Discussion:


1. How does this data path implement the INCA, ADDI, LDBI and LDA operations?

The data path is made up of several different operations, and each operation has its own specific requirements. The INCA function increments a register's contents by using the register and adder files. The ADDI function adds an immediate value to a register using an adder and registers file and a separate register to store the immediate value. The LDBI function loads the immediate value into a register, and a separate register is used to store the immediate value. Finally, the LDA function loads the value from the set memory address into the register. Overall, the data path contains several files and functions, which work together to function like a Central Processing Unit.

2. The data path has a maximum reliable operating speed (Clk). What determines this speed? (i.e. how would you estimate the data-path circuit clock)?

There are several factors that can affect the maximum reliable operating speed of a data path in a digital circuit. Propagating delay is the time it takes for a signal to travel through a logic circuit from input to output. Every gate, such as the AND, OR, and NOT, has a specific delay associated with it. The total propagation delay of the circuit is the longest path that a signal will take in the logic. A crucial step in estimating the data path circuit clock is to identify the critical path and determine the total delay along the logic path. The frequency of the clock must be set up in a way that will allow enough time for the propagation delay to be completed before the beginning of the next clock cycle.

3. What is a reliable limit for your data-path clock?



Data path clock calculations:

$$(25.873\text{ns} + 2.627\text{ns}) / 2 = \mathbf{25.75\text{ns}}$$

$$\text{Frequency} = 1/25.75 = \mathbf{0.03883 \text{ ns}}$$

$$\text{Total Time} = 0.03883 \times 1000 = \mathbf{38.883 \text{ ns}}$$

The reliable limit of the data-path clock can be determined by finding the average of the most time consuming rising edge and falling edge. However, there are factors that may limit and affect the maximum clock frequency. The data path was calculated using the “Out_Z,” which was determined to be 25.75ns. The frequency is 0.03883 ns, and the total time is 38.883 ns.