

Course Title:	Computer Organization and Architecture
Course Number:	COE628
Semester/Year (e.g.F2016)	W2024

Instructor:	Khalid Abdel Hafeez
-------------	---------------------

Assignment/Lab Number:	5
Assignment/Lab Title:	CPU Control Unit Design

Submission Date:	2024/03/25
Due Date:	2024/03/28

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Sarim	Shahwar	501109286	12	SS

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a “0” on the work, an “F” in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60>.

Lab Objective:

A data path is essentially the network of hardware parts inside devices like computers or digital processors that helps data move and get processed. It's made up of various components and the links between them that transport data around the system and perform tasks on the data. Some of the components in a data path include Registers, an Arithmetic Logic Unit (ALU), Multiplexers (MUX), a Bus, a Control Unit, and a Memory interface.

Component	Description
LDAI	Load the Accumulator A immediately. Loads value directly into the accumulator register.
LDBI	Load the Accumulator B immediately. Loads value directly into the accumulator register.
STA	Store the value of the register in the memory for A.
STB	Store the value of the register in the memory for B.
LDA	Load Accumulator A. Loads value into memory.
LDB	Load Accumulator B. Loads value into memory.
LUI	Load upper immediately. Loads value into the upper half of the register.
JMP	Alter the flow of execution by setting the program counter to the address specified by the operand.
ANDI	“AND” immediate period operation between “AND” and immediate value
ADDI	Adds an immediate value to the register by using a register file adder and another separate register file to store the immediate value
ORI	“OR” immediate. “OR” operation between register and immediate value
ADD	The function to add contents to registers usually registers “A” and “B”
SUB	The function to subtract contents of two registers usually registers “A” and “B”
DECA	Decrement accumulator. decrease the value in the accumulator by 1
INCA	Increments a register value by using a registered file and an adder
ROL	Rotate left. Shifts all bits in a register/memory to the Left
ROR	Rotate right, Shifts all bits in a register/ memory to the Right
CLRA	Clears accumulator “A”, sets value to 0
CLRB	Clears accumulator “B”, sets value to 0
BEQ	Branch if equal
BNE	Branch if not equal.
RED	Gets 8-bits from 32-bits

Experiment Details:

Data-Path VHDL:

```
1  library ieee;
2  use ieee.std_logic_1164.ALL;
3
4  ENTITY Control IS
5    PORT(
6      clk, mlck          : IN STD_LOGIC;
7      enable             : IN STD_LOGIC;
8      statusC, statusZ  : IN STD_LOGIC;
9      INST               : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
10     A_MUX, B_MUX       : OUT STD_LOGIC;
11     IM_MUX1, REG_Mux   : OUT STD_LOGIC;
12     IM_MUX2, DATA_Mux  : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
13     ALU_op              : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
14     inc_PC, ld_PC        : OUT STD_LOGIC;
15     clr_IR              : OUT STD_LOGIC;
16     ld_IR                : OUT STD_LOGIC;
17     clr_A, clr_B, clr_C, clr_Z : OUT STD_LOGIC;
18     ld_A, ld_B, ld_C, ld_Z  : OUT STD_LOGIC;
19     T                   : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
20     wen, en              : OUT STD_LOGIC
21   );
22 END Control;
23
24 ARCHITECTURE description OF Control IS
25   TYPE STATETYPE IS (state_0, state_1, state_2);
26   SIGNAL present_state: STATETYPE;
27   SIGNAL Instruction_sig: STD_LOGIC_VECTOR(3 DOWNTO 0);
28   SIGNAL Instruction_sig2: STD_LOGIC_VECTOR(7 DOWNTO 0);
29 BEGIN
30   Instruction_sig <= INST(31 DOWNTO 28);
31   Instruction_sig2 <= INST(31 DOWNTO 24);
32
33   ----- OPERATION DECODER -----
34   PROCESS (present_state, INST, statusC, statusZ, enable, Instruction_sig, Instruction_sig2)
35   BEGIN
36     if enable = '1' then
37       if present_state = state_0 then
38         DATA_Mux <= "00"; --Fetch address of next instruction
39         clr_IR <= '0';
40         ld_IR <= '1';
41         ld_PC <= '0';
42         inc PC <= '0';
43
44         inc_PC <= '0';
45         clr_A <= '0';
46         ld_A <= '0';
47         ld_B <= '0';
48         clr_B <= '0';
49         clr_C <= '0';
50         ld_C <= '0';
51         clr_Z <= '0';
52         ld_Z <= '0';
53         en <= '0';
54         wen <= '0';
55
56       elsif present_state = state_1 then
57         clr_IR <= '0'; --INCREMENT PC COUNTER
58         ld_IR <= '0';
59         ld_PC <= '1';
60         inc_PC <= '1';
61         clr_A <= '0';
62         ld_A <= '0';
63         ld_B <= '0';
64         clr_B <= '0';
65         clr_C <= '0';
66         ld_C <= '0';
67         clr_Z <= '0';
68         ld_Z <= '0';
69         en <= '0';
70         wen <= '0';
71
72       if Instruction_sig = "0010" then --STA
73         clr_IR <= '0';
74         ld_IR <= '0';
75         ld_PC <= '1';
76         inc_PC <= '1';
77         clr_A <= '1';
78         ld_A <= '0';
79         ld_B <= '0';
80         clr_B <= '0';
81         clr_C <= '0';
82         ld_C <= '0';
83         clr_Z <= '0';
84         ld_Z <= '0';
85         DATA_Mux <= '0';
86
87     end if;
88   end if;
89 end process;
90
```

```

83     REG_Mux <= '0';
84     DATA_Mux <= "00";
85     en <= '1';
86     wen <= '1';
87
88     elsif Instruction_sig = "0011" then --STB
89         clr_IR <= '0';
90         --ld_Z <= '0';
91         ld_IR <= '0';
92         ld_PC <= '1';
93         inc_PC <= '1';
94         clr_A <= '0';
95         ld_A <= '0';
96         ld_B <= '0';
97         clr_B <= '0';
98         clr_C <= '0';
99         ld_C <= '0';
100        clr_Z <= '0';
101        ld_Z <= '0';
102        REG_Mux <= '1';
103        DATA_Mux <= "00";
104        en <= '1';
105        wen <= '1';
106
107     elsif Instruction_sig = "1001" then --LDA
108         clr_IR <= '0';
109         ld_IR <= '0';
110         ld_PC <= '1';
111         inc_PC <= '1';
112         clr_A <= '0';
113         ld_A <= '1';
114         ld_B <= '0';
115         clr_B <= '0';
116         clr_C <= '0';
117         ld_C <= '0';
118         clr_Z <= '0';
119         ld_Z <= '0';
120         A_Mux <= '0';
121         DATA_Mux <= "01";
122         en <= '1'; --EN
123         wen <= '0'; --WEN
124
125     elsif Instruction_sig = "1010" then --LDB
126         clr_IR <= '0';
127         ld_IR <= '0';
128         ld_PC <= '1';
129         inc_PC <= '1';
130         clr_A <= '0';
131         ld_A <= '0';
132         ld_B <= '1';
133         clr_B <= '0';
134         clr_C <= '0';
135         ld_C <= '0';
136         clr_Z <= '0';
137         ld_Z <= '0';
138         B_Mux <= '0';
139         DATA_Mux <= "01";
140         en <= '1'; --EN
141         wen <= '0'; --WEN
142     end if; --END IF FOR LOAD STORE IN STAGE 1
143
144     elsif present_state = state_2 then
145         if Instruction_sig = "0101" then --JUMP
146             clr_IR <= '0';
147             ld_IR <= '0';
148             ld_PC <= '1';
149             inc_PC <= '0';
150             clr_A <= '0';
151             ld_A <= '0';
152             ld_B <= '0';
153             clr_B <= '0';
154             clr_C <= '0';
155             ld_C <= '0';
156             clr_Z <= '0';
157             ld_Z <= '0';
158
159         elsif Instruction_sig = "0110" then --BEQ
160             clr_IR <= '0';
161             ld_IR <= '0';
162             ld_PC <= '1';
163             inc_PC <= '0';
164             clr_A <= '0';
165             ld_A <= '0';

```

```

165      ld_A <= '0';
166      ld_B <= '0';
167      clr_B <= '0';
168      clr_C <= '0';
169      ld_C <= '0';
170      clr_Z <= '0';
171      ld_Z <= '0';
172
173      elsif Instruction_sig = "1000" then --BNE
174          clr_IR <= '0';
175          ld_IR <= '0';
176          ld_PC <= '1';
177          inc_PC <= '0';
178          clr_A <= '0';
179          ld_A <= '0';
180          ld_B <= '0';
181          clr_B <= '0';
182          clr_C <= '0';
183          ld_C <= '0';
184          clr_Z <= '0';
185          ld_Z <= '0';
186
187      elsif Instruction_sig = "1001" then --LDA
188          clr_IR <= '0';
189          ld_IR <= '0';
190          ld_PC <= '0';
191          inc_PC <= '0';
192          clr_A <= '0';
193          ld_A <= '1';
194          ld_B <= '0';
195          clr_B <= '0';
196          clr_C <= '0';
197          ld_C <= '0';
198          clr_Z <= '0';
199          ld_Z <= '0';
200          A_Mux <= '0';
201          DATA_Mux <= "01";
202          en <= '1';
203          wen <= '0';
204
205      elsif Instruction_sig = "1010" then --LDB
206          clr_IR <= '0';
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223      elsif Instruction_sig = "0010" then --STA
224          clr_IR <= '0';
225          ld_IR <= '0';
226          ld_PC <= '0';
227          inc_PC <= '0';
228          clr_A <= '0';
229          ld_A <= '0';
230          ld_B <= '0';
231          clr_B <= '0';
232          clr_C <= '0';
233          ld_C <= '0';
234          clr_Z <= '0';
235          ld_Z <= '0';
236          REG_Mux <= '0';
237          DATA_Mux <= "00";
238          en <= '1';
239          wen <= '1';
240
241      elsif Instruction_sig = "0011" then --STB
242          clr_IR <= '0';
243          ld_IR <= '0';
244          ld_PC <= '0';
245          inc_PC <= '0';
246          clr_A <= '0';
247          ld_A <= '0';

```

```

247     ld_A <= '0';
248     ld_B <= '0';
249     clr_B <= '0';
250     clr_C <= '0';
251     ld_C <= '0';
252     clr_Z <= '0';
253     ld_Z <= '0';
254     REG_Mux <= '1';
255     DATA_Mux <= "00";
256     en <= '1';
257     wen <= '1';
258
259     elsif Instruction_sig = "0000" then --LDAI
260         clr_IR <= '0';
261         ld_IR <= '0';
262         ld_FC <= '0';
263         inc_PC <= '0';
264         clr_A <= '0';
265         ld_A <= '1';
266         ld_B <= '0';
267         clr_B <= '0';
268         clr_C <= '0';
269         ld_C <= '0';
270         clr_Z <= '0';
271         ld_Z <= '0';
272         A_Mux <= '1';
273
274     elsif Instruction_sig = "0000" then --LDBI
275         clr_IR <= '0';
276         ld_IR <= '0';
277         ld_FC <= '0';
278         inc_PC <= '0';
279         clr_A <= '0';
280         ld_A <= '0';
281         ld_B <= '1';
282         clr_B <= '0';
283         clr_C <= '0';
284         ld_C <= '0';
285         clr_Z <= '0';
286         ld_Z <= '0';
287         B_Mux <= '1';
288
289     elsif Instruction_sig = "0100" then --LUI
290         clr_IR <= '0';
291         ld_IR <= '0';
292         ld_FC <= '0';
293         inc_PC <= '0';
294         clr_A <= '0';
295         ld_A <= '1';
296         ld_B <= '0';
297         clr_B <= '1';
298         clr_C <= '0';
299         ld_C <= '0';
300         clr_Z <= '0';
301         ld_Z <= '0';
302         ALU_op <= "001";
303         A_Mux <= '0';
304         DATA_Mux <= "10";
305         IM_MUX1 <= '1';
306
307     elsif Instruction_sig2 = "01111001" then --ANDI
308         clr_IR <= '0';
309         ld_IR <= '0';
310         ld_FC <= '0';
311         inc_PC <= '0';
312         clr_A <= '0';
313         ld_A <= '1';
314         ld_B <= '0';
315         clr_B <= '0';
316         clr_C <= '0';

```

```

315     clr_B <= '0';
316     clr_C <= '0';
317     ld_C <= '1';
318     clr_Z <= '0';
319     ld_Z <= '1';
320     ALU_op <= "000";
321     A_Mux <= '0';
322     DATA_Mux <= "10";
323     IM_MUX1 <= '0';
324     IM_MUX2 <= "01";
325
326     elsif Instruction_sig2 = "01111110" then --DECA
327         clr_IR <= '0';
328         ld_IR <= '0';
329         ld_PC <= '0';
330         inc_PC <= '0';
331         clr_A <= '0';
332         ld_A <= '1';
333         ld_B <= '0';
334         clr_B <= '0';
335         clr_C <= '0';
336         ld_C <= '1';
337         clr_Z <= '0';
338         ld_Z <= '1';
339         ALU_op <= "110";
340         A_Mux <= '0';
341         DATA_Mux <= "10";
342         IM_MUX1 <= '0';
343         IM_MUX2 <= "10";
344
345     elsif Instruction_sig2 = "01110000" then --ADD
346         clr_IR <= '0';
347         ld_IR <= '0';
348         ld_PC <= '0';
349         inc_PC <= '0';
350         clr_A <= '0';
351         ld_A <= '1';
352         ld_B <= '0';
353         clr_B <= '0';
354         clr_C <= '0';
355         ld_C <= '1';
356         clr_Z <= '0';
357         ld_Z <= '1';
358         ALU_op <= "010";
359         A_Mux <= '0';
360         DATA_Mux <= "10";
361         IM_MUX1 <= '0';
362         IM_MUX2 <= "00";
363
364     elsif Instruction_sig2 = "01110010" then --SUB
365         clr_IR <= '0';
366         ld_IR <= '0';
367         ld_PC <= '0';
368         inc_PC <= '0';
369         clr_A <= '0';
370         ld_A <= '1';
371         ld_B <= '0';
372         clr_B <= '0';
373         clr_C <= '0';
374         ld_C <= '1';
375         clr_Z <= '0';
376         ld_Z <= '1';
377         ALU_op <= "110";
378         A_Mux <= '0';
379         DATA_Mux <= "00";
380         IM_MUX1 <= '0';
381         IM_MUX2 <= "00";
382
383     elsif Instruction_sig2 = "01110011" then --INCA
384         clr IR <= '0';

```

```

283      elsif Instruction_sig2 = "01110011" then --INCA
284          clr_IR <= '0';
285          ld_IR <= '0';
286          ld_PC <= '0';
287          inc_PC <= '0';
288          clr_A <= '0';
289          ld_A <= '1';
290          ld_B <= '0';
291          clr_B <= '0';
292          clr_C <= '0';
293          ld_C <= '1';
294          clr_Z <= '0';
295          ld_Z <= '1';
296          ALU_op <= "010";
297          A_Mux <= '0';
298          DATA_Mux <= "10";
299          IM_MUX1 <= '0';
300          IM_MUX2 <= "10";
301
302      elsif Instruction_sig2 = "01111011" then --AND
303          clr_IR <= '0';
304          ld_IR <= '0';
305          ld_PC <= '0';
306          inc_PC <= '0';
307          clr_A <= '0';
308          ld_A <= '1';
309          ld_B <= '0';
310          clr_B <= '0';
311          clr_C <= '0';
312          ld_C <= '1';
313          clr_Z <= '0';
314          ld_Z <= '1';
315          ALU_op <= "000";
316          A_Mux <= '0';
317          DATA_Mux <= "10";
318          IM_MUX1 <= '0';
319          IM_MUX2 <= "00";
320
321      elsif Instruction_sig2 = "01110001" then --ADDI
322          clr_IR <= '0';
323          ld_IR <= '0';
324          ld_PC <= '0';
325          inc_PC <= '0';
326          clr_A <= '0';
327          ld_A <= '1';
328          ld_B <= '0';
329          clr_B <= '0';
330          clr_C <= '0';
331          ld_C <= '1';
332          clr_Z <= '0';
333          ld_Z <= '1';
334          ALU_op <= "010";
335          A_Mux <= '0';
336          DATA_Mux <= "10";
337          IM_MUX1 <= '0';
338          IM_MUX2 <= "01";
339
340      elsif Instruction_sig2 = "01111101" then --ORI
341          clr_IR <= '0';
342          ld_IR <= '0';
343          ld_PC <= '0';
344          inc_PC <= '0';
345          clr_A <= '0';
346          ld_A <= '1';
347          ld_B <= '0';
348          clr_B <= '0';
349          clr_C <= '0';
350          ld_C <= '1';
351          clr_Z <= '0';
352          ld_Z <= '1';

```

```

452         ld_Z <= '1';
453         ALU_op <= "001";
454         A_Mux <= '0';
455         DATA_Mux <= "10";
456         IM_MUX1 <= '0';
457         IM_MUX2 <= "01";
458
459     elsif Instruction_sig2 = "01110100" then --ROL
460         clr_IR <= '0';
461         ld_IR <= '0';
462         ld_PC <= '0';
463         inc_PC <= '0';
464         clr_A <= '0';
465         ld_A <= '1';
466         ld_B <= '0';
467         clr_B <= '0';
468         clr_C <= '0';
469         ld_C <= '1';
470         clr_Z <= '0';
471         ld_Z <= '1';
472         ALU_op <= "100";
473         A_Mux <= '0';
474         DATA_Mux <= "10";
475         IM_MUX1 <= '0';
476
477     elsif Instruction_sig2 = "01111111" then --ROR
478         clr_IR <= '0';
479         ld_IR <= '0';
480         ld_PC <= '0';
481         inc_PC <= '0';
482         clr_A <= '0';
483         ld_A <= '1';
484         ld_B <= '0';
485         clr_B <= '0';
486         clr_C <= '0';
487         ld_C <= '1';
488         clr_Z <= '0';
489         ld_Z <= '1';
490         ALU_op <= "101";
491         A_Mux <= '0';
492         DATA_Mux <= "10";
493         IM_MUX1 <= '0';
494
495     elsif Instruction_sig2 = "01110101" then --CLR_A
496         clr_IR <= '0';
497         ld_IR <= '0';
498         ld_PC <= '0';
499         inc_PC <= '0';
500         clr_A <= '1';
501         ld_A <= '0';
502         ld_B <= '0';
503         clr_B <= '0';
504         clr_C <= '0';
505         ld_C <= '0';
506         clr_Z <= '0';
507         ld_Z <= '0';
508
509     elsif Instruction_sig2 = "01110110" then --CLR_B
510         clr_IR <= '0';
511         ld_IR <= '0';
512         ld_PC <= '0';
513         inc_PC <= '0';
514         clr_A <= '0';
515         ld_A <= '0';
516         ld_B <= '0';
517         clr_B <= '1';
518         clr_C <= '0';
519         ld_C <= '0';
520         clr_Z <= '0';
521         ld_Z <= '0';

```


```

521           ld_Z <= '0';
522
523       elsif Instruction_sig2 = "01110111" then --CLR_C
524           clr_IR <= '0';
525           ld_IR <= '0';
526           ld_PC <= '0';
527           inc_PC <= '0';
528           clr_A <= '0';
529           ld_A <= '0';
530           ld_B <= '0';
531           clr_B <= '0';
532           clr_C <= '1';
533           ld_C <= '0';
534           clr_Z <= '0';
535           ld_Z <= '0';
536
537       elsif Instruction_sig2 = "01111000" then --CLR_Z
538           clr_IR <= '0';
539           ld_IR <= '0';
540           ld_PC <= '0';
541           inc_PC <= '0';
542           clr_A <= '0';
543           ld_A <= '0';
544           ld_B <= '0';
545           clr_B <= '0';
546           clr_C <= '0';
547           ld_C <= '0';
548           clr_Z <= '1';
549           ld_Z <= '0';
550
551       elsif Instruction_sig2 = "01111010" then --TSTZ
552           if (statusZ = '1') then
553               clr_IR <= '0'; --INCREMENT PC COUNTER
554               ld_IR <= '0';
555               ld_PC <= '1';
556               inc_PC <= '1';
557               clr_A <= '0';
558               ld_A <= '0';
559               ld_B <= '0';
560               clr_B <= '0';
561               clr_C <= '0';
562               ld_C <= '0';
563               clr_Z <= '0';
564               ld_Z <= '0';
565           end if;
566
567       elsif Instruction_sig2 = "01111100" then --TSTC
568           if (statusC = '1') then
569               clr_IR <= '0'; --INCREMENT PC COUNTER
570               ld_IR <= '0';
571               ld_PC <= '1';
572               inc_PC <= '1';
573               clr_A <= '0';
574               ld_A <= '0';
575               ld_B <= '0';
576               clr_B <= '0';
577               clr_C <= '0';
578               ld_C <= '0';
579               clr_Z <= '0';
580               ld_Z <= '0';
581           end if;
582           end if; --For state 2 Ops
583           end if;
584       end if; --For Enable
585   END process;
586   -----
587   ----- STATE MACHINE -----
588   PROCESS (clk, enable)
589   begin
590       if enable = '1' then
591           if rising_edge (clk) then
592               if present_state = state_0 then present_state <= state_1;
593               elsif present_state = state_1 then present_state <= state_2;
594               else present_state <= state_0;
595           end if;
596           end if;
597       else present_state <= state_0;
598       end if;
599   END process;
600
601   WITH present_state select
602       T <= "001" when state_0,
603       "010" when state_1,
604       "100" when state_2,
605       "001" when others;
606
607   END description;



```

Results: The waveform below displays the function of the Data path VHDL code. The waveform includes the clock, the data address, the data input, the enable signal input, the write enable signal and the data output.



ADD:





ADDI:





ANDI:




CLRA:




CLRB:




DECA:



INCA:




JMP:





LDA:





LDAI:





LDB:





LDBI:





STA:





STB:





LUI:




ORI:





SUB:



ROL:



ROR:



BEQ:

