Course Title:	Computer Organization and Architecture		
Course Number:	COE628		
Semester/Year (e.g.F2016)	W2024		

Instructor:	Khalid Abdel Hafeez	
-------------	---------------------	--

Assignment/Lab Number:	3
Assignment/Lab Title:	Program Counter and Register Set Design

Submission Date:	2024/02/07
Due Date:	2024/02/08

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Sarim	Shahwar	501109286	12	SS


<sup>\*</sup>By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <a href="http://www.ryerson.ca/senate/current/pol60">http://www.ryerson.ca/senate/current/pol60</a>.

## Lab Objective:


The ALU is a crucial part of the CPU architecture. The primary objective of this lab is to design, implement, simulate, and test the 32-bit ALU system created. The 32-bit ALU system is composed of 1-bit, 4-bit, 16-bit and 32-bit adders/subtractors, with the use of VHDL and the Waveform generator. These adders/subtractors are a fundamental component in the architecture of a 32-bit ALU system. The lab objective is to create a fully functional ALU component, convert the component into an 8-bit operand, and test the ALU, with the use of various LED's and switches, on the FGPA board.

## **Experiment Details:**

**1-bit adder:** This is the 1-bit adder function VHDL Code. The architecture of this code uses basic logical operations to calculate the 'Sum' as the exclusive OR (XOR) of the inputs and the 'Cout' as the carry-out of the addition



**4-bit adder:** This is the 4-bit adder function VHDL Code. The Four full adders are instantiated to create the 4-bit adder, with carries chaining between stages



**16-bit adder:** This is the 16-bit adder function VHDL Code. The VHDL code is for an entity named 'adder16', which implies that it is a 16-bit adder, including a carry-in input (Cin), two 16-bit input vectors (X and Y) for the numbers to be added, a 16-bit output vector (Sum) for the resulting sum of X and Y, and a carry-out output (Cout). The carries between the stages would change, allowing for the sequential addition of each 4-bit segment along with the carry, which is forwarded from the previous stage.

```
Entity
                                    | 🖷 | Ma 😘 (7 | 拝 拝 | O O O* *O Ok ON | U 🔼 | 🐼 🖦 | 🚞 🗏 🖺
△ Cyclone IV E: EP4CE1
                                            library ieee;
use ieee.std_logic_1164.all;
                                                                                                                                                                                                                                        Installed IP
 😐 🔛 alu 🐴
                                                                                                                                                                                                                                         Project Directory
                                         ⊟entity adder16 is
⊟port(
                                                                                                                                                                                                                                                No Selection Availa
                                                                                                                                                                                                                                        i Library
                                                     Cin
                                                     Cin : in std_logic;
X,Y : in std_logic_vector(15 downto 0);
S : out std_logic_vector(15 downto 0);
Cout : out std_logic


    Basic Functions

                                                                                                                                                                                                                                             ⊕ DSP
                                                                                                                                                                                                                                            Interface Protocols
                                                                                                                                                                                                                                             • Memory Interfaces
                                             end adder16;
                                                                                                                                                                                          Z

    Processors and Per

                                                                                                                                                                                                                                        Search for Partner IP
                                          architecture Behaviour of adder16 is
                                                 component adder4
                                                 port (
                                                     cit : in std_logic;
Cin : in std_logic_vector(3 downto 0);
S : out std_logic_vector(3 downto 0);
Cout : out std_logic
4
end component;
Flow: F ▼ Customize..
                                                 signal C : std_logic_vector(1 to 3);
                                             begin
                                                gin stage0: adder4 port map(Cin, X(3 downto 0), Y(3 downto 0), S(3 downto 0), C(1)); stage1: adder4 port map(C(1), X(7 downto 4), Y(7 downto 4), S(7 downto 4), C(2)); stage2: adder4 port map(C(2), X(11 downto 8), Y(11 downto 8), S(11 downto 8), C(3)); stage3: adder4 port map(C(3), X(15 downto 12), Y(15 downto 12), S(15 downto 12), Cout);
       □ ► Compile C
        ⊕ ► Fitter (
```


**32-bit adder/subtractor:** This is the 32-bit adder/subtractor function VHDL Code. This includes a single-bit standard logic input for the carry-in (Cin), two 32-bit input vectors (X and Y) representing the operands to be added, and two outputs: a 32-bit output vector (Sum) for the addition result and a standard logic output (Cout) for the carry-out. The 32-bit adder is constructed by two 16-bit adders.



**8-bit adder:** This is the 8-bit adder function VHDL Code. This code was created for part b of this lab, as well as to test the ALU functions on the Cyclone IV FPGA Board. This function uses two 4-bit adders ('adder4' components). The 'adder8' entity has ports for carry-in, two 8-bit input vectors, an 8-bit output vector for the sum, and carry-out. The architecture 'Behaviour' includes component declarations for 'adder4' and an internal signal for a carry action.

```
alu.vhd 🖂 | 🇼 sevenSeg 8bit.vhd 🖂 | 🔷 adder8.vhd 🖸 | 🌑 adder4.vhd 🖂 | 🕹 Compilation Report - Lab 3 🖸 | 🧼 lab3 b.vhd 🖸 |
| 🚭 | AA 🔩 📝 | 準 準 | OO OF 1OO Ox OQ | O 🔼 | 🤡 | 🚟 ab/ | 🚞 🗏 🗑
       library ieee;
use ieee.std_logic_1164.all;
     mentity adder8 is
           Port (
                     Cin
 6
                              : in std_logic; -- Carry in
                             : in std_logic_vector(7 downto 0); -- 8-bit input X
: in std_logic_vector(7 downto 0); -- 8-bit input Y
                     Х
 8
                              : out std_logic_vector(7 downto 0); -- 8-bit sum output
10
                             : out std_logic -- Carry out
                     Cout
      Lend adder8;
     ☐architecture Behaviour of adder8 is
13
           component adder4
     port (
16
               Cin
                        : in std logic;
               X,Y : in std_logic_vector(3 downto 0);
S : out std_logic_vector(3 downto 0);
17
               Cout : out std_logic
20
               );
       end component;
21
22
           signal C : std_logic_vector(1 to 3);
24
            stage0: adder4 port map(Cin, X(3 downto 0), Y(3 downto 0), S(3 downto 0), C(1)); -- Least significant bits (0-3) of X and Y. stage1: adder4 port map(C(1), X(7 downto 4), Y(7 downto 4), S(7 downto 4), Cout); -- Most significant bits (4-7).
25
      Lend Behaviour;
28
4
```

**ALU:** This is the full ALU program in VHDL. This code consists of the adders and subtractors sourced from the four adder/subtractor VHDL codes created previously. This includes the 1-bit, 4-bit, 16-bit, and 34-bit adder/subtractor functions. Functions such as AND, OR, addition, and subtraction operations on 32-bit system. The entity includes input ports for operands (a, b), operation selection (op), and output ports for the result (result), zero flags (zero), and carry out (cout).





**Lab3\_b ALU test-fixture circuit:** The ALU performs operations based on the input switches' states, and the results are displayed using LEDs and the seven-segment display on the FPGA board.

```
□--COE 608: Computer Organization and Architecture
        -8-Bit ALU test-fixture circuit.
      --This circuit relies on the presence of the sevenSeg_8bit.vhd file
      --in the same project.
 4
      LIBRARY ieee;
 6
      USE ieee.std_logic_1164.all;
 8
    ENTITY lab3_b IS
10
         PORT
11
12
         -- Input Switches
13
            SW
                             : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
         --Seven-Segment Display Outputs
14
                             : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
: OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
: OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
15
            HEXO, HEX1
16
            HEX2, HEX3
17
            HEX4, HEX5
18
            HEX6, HEX7
                               : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
19
          --Green Led Outputs
20
            LEDG
                             : OUT STD_LOGIC_VECTOR(8 DOWNTO 0);
          --Red Led Outputs
21
22
            LEDR
                             : OUT STD_LOGIC_VECTOR (17 DOWNTO 0)
23
         );
24
      END lab3_b;
25
    ARCHITECTURE behavior OF lab3_b IS
27
28
          --Use these signals to connect inputs to your ALU. A and B
    Ħ
29
         -- are the operand inputs and op is the Op-Code input.
         SIGNAL A_to_ALU : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL B_to_ALU : STD_LOGIC_VECTOR(7 DOWNTO 0);
30
31
32
         SIGNAL op_to_ALU : STD_LOGIC_VECTOR(2 DOWNTO 0);
33
         --Use these signals to connect ALU outputs to the seven-segment displays
    -- and leds. Result is the 8-bit output of the ALU. Zero and Cout should
35
36
         --be self-evident.
```

```
SIGNAL result_from_ALU : STD_LOGIC_VECTOR(7 DOWNTO 0);
 37
          SIGNAL zero_from_ALU : STD_LOGIC;
 38
          SIGNAL cout_from_ALU : STD_LOGIC;
 39
 40
          SIGNAL tmpInv : STD_LOGIC;
 41
 42
 43
          COMPONENT sevenSeg_8bit
     44
          PORT
     45
          (
          -- 8-bit signed number input.
 46
                      : IN STD_LOGIC_VECTOR(7 downto 0);
 47
           dataIn
 48
          -- 7-bit segment control signals.
           segVal1 : OUT STD_LOGIC_VECTOR(6 downto 0);
segVal2 : OUT STD_LOGIC_VECTOR(6 downto 0);
 49
 50
 51
          -- 1-bit sign control signal.
           sign : OUT STD_LOGIC
 52
 53
 54
          END COMPONENT;
 55
 56
     57
          -- This is where your ALU component declarations should go.
 58
     COMPONENT alu
 59
     Ī
 60
          PORT
 61
 62
             a, b : IN std_logic_vector(7 DOWNTO 0);
            op : IN std_logic_vector(2 DOWNTO 0);
 63
             result : OUT std_logic_vector(7 DOWNTO 0);
zero : OUT std_logic;
 64
 65
            cout : OUT std_logic
 66
 67
 68
          END COMPONENT;
 69
      BEGIN
 70
 71
 72
          --Signal routing from the input/output pins to the ALU and other
 100
     END COMPONENT;
 68
 69
 70
       BEGIN
 71
 72
         --Signal routing from the input/output pins to the ALU and other
     73
          --utilities.
 74
         A_to_ALU <= SW(17 DOWNTO 10);
 75
         B_to_ALU <= SW(10 DOWNTO 3);
 76
         op_to_ALU <= SW(2 DOWNTO 0);
 77
 78
         LEDG(0) <= zero_from_ALU;</pre>
 79
         LEDG(1) <= cout_from_ALU;</pre>
 80
         HEX2(6) <= NOT tmpInv;
 81
 82
          --Constants
 83
          HEX2 (5 DOWNTO 0) <= "1111111";
 84
         HEX3 (6 DOWNTO 0) <= "11111111";
 85
 86
 87
          sevSeg_driver_A : sevenSeg_8bit
 88
 89
     Ė
 90
            dataIn => A_to_ALU,
 91
            segVal1 => HEX6,
            segVal2 => HEX7,
 92
            sign => LEDR(16)
 93
 94
 95
 96
          sevSeg_driver_B : sevenSeg_8bit
 97
          PORT MAP
 98
     Ė
 99
            dataIn => B_to_ALU,
100
            segVal1 => HEX4,
101
            segVal2 => HEX5,
```

102

103

);

sign => LEDR(13)

```
]] 🐃 | 📭 😘 {} | 👺 👺 | [] [] [] [] [] [] [] 🖎 [] [] [] 🐸 | [] [] [] [268 anv | ..... [] [] [] []
           sevSeg_driver_B : sevenSeg_8bit
 96
 97
           PORT MAP
 98
     99
              dataIn => B_to_ALU,
100
              segVal1 => HEX4,
101
              segVal2 => HEX5,
102
              sign => LEDR(13)
103
104
           sevSeg_driver_ALU : sevenSeg_8bit
105
           PORT MAP
106
      107
              dataIn => result_from_ALU,
108
              segVal1 => HEX0,
              segVal2 => HEX1,
109
110
              sign => tmpInv
111
           ) ;
      占
112
113
           -- This is where the ALU must be connected. The signal names should be changed to match your ALU.
114
115
           the ALU : alu
116
           PORT MAP
117
      118
           --Operand A
              a => A_to_ALU,
119
120
           --Operand B
121
             b => B_to_ALU,
122
           --Operation Code
123
            op => op_to_ALU,
           --ALU Result
124
125
             result => result_from_ALU,
126
           --Zero Signal
127
             zero => zero_from_ALU,
128
           --Cout Signal
129
             cout => cout_from ALU
130
          ):
       END behavior;
131
```

**SSEG 8-bit:** The SSEG VHDL code is the 7-segment display decoder for an 8-bit function. This is used to connect the binary number and display it to the dataIn port and the two output vectors to the 7-segment display. This program was provided in the lab to allow testing on the FGPA board.

```
|| 🕮 | 👫 🕼 (7 | 淳 淳 | 🐧 🐧 🐧 👠 | U 🔼 | 🛂 | 2668 ab/ | 🚞 🗏 🖺
                     Computer Organization and Architecture
         - 7-Segment display decoder for 8-bit, 2's complement signed numbers.
  4
      □-- Usage: connect the desired binary number to be displayed to dataIn and
         - the two output vectors to two 7-segment displays.

☐-- NOTE: the decoder is built for active low displays, and segVall(0) coresponds


  8
        -- to led 0 in standard seven-segment displays.
  9
 10
 11
        USE ieee.std_logic_1164.all;
       USE ieee.std_logic_arith.all;
 12
 13
       USE ieee.std_logic_signed.all;
 14
 15
      ENTITY sevenSeg_8bit IS
 16
          PORT
 17
           (
           -- 8-bit signed number input.
 18
 19
              dataIn
                         : IN STD_LOGIC_VECTOR(7 downto 0);
           -- 7-bit segment control signals.
 20
             segVall : OUT STD_LOGIC_VECTOR(6 downto 0);
 21
                          : OUT STD_LOGIC_VECTOR(6 downto 0);
 22
              segVal2
 23
           -- 1-bit sign control signal.
 24
                      : OUT STD_LOGIC
 25
 26
       END sevenSeg_8bit;
 27
 28
      ARCHITECTURE behaviour OF sevenSeg_8bit IS
 29
                            : STD_LOGIC_VECTOR(6 downto 0);
 30
           SIGNAL numVal
           SIGNAL numProcess : STD_LOGIC_VECTOR(6 downto 0);
SIGNAL numProcess2 : STD_LOGIC_VECTOR(3 downto 0);
: STD_LOGIC_VECTOR(4 downto 0);
                                    : STD_LOGIC_VECTOR(6 downto 0);
 31
 32
           SIGNAL numProcess2 : STD_LOGIC_VECTOR(2 DOWNTO 0);
SIGNAL signInternal : STD_LOGIC;
 33
 34
```

```
34 L
        SIGNAL signinternal : STD_LOGIC;
    BEGIN
35
36
37
         numVal <= dataIn(6 downto 0);</pre>
38
         signInternal <= dataIn(7);
         sign <= signInternal;
39
40
41
         -- Perform the appropriate conversion if the input is negative.
42
         negative_decode:
43
         PROCESS (signInternal)
    44
         BEGIN
            IF(signInternal = '1') THEN
45
46
               numVal2 <= numVal - 1;
47
               numProcess <= not numVal2(3 DOWNTO 0);</pre>
               numProcess2 <= not numVal2(6 DOWNTO 4);</pre>
48
    上
               numProcess <= numVal(3 DOWNTO 0);
50
               numProcess2 <= numVal(6 DOWNTO 4);
            END IF;
52
53
         END PROCESS negative_decode;
54
55
         -- Generate the first set of 7-segment control signal.
56
         sevenSeg_decode2:
57
    PROCESS (numProcess2)
         BEGIN
58
               CASE numProcess2 IS
59
    WHEN "000" =>
                  segVal2 <= "1000000";
61
62
               WHEN "001" =>
                 segVal2 <= "1111001";
63
64
               WHEN "010" =>
65
                  segVal2 <= "0100100";
66
               WHEN "011" =>
                                                  --3
67
                 segVal2 <= "0110000";
               WHEN "100" =>
68
                                                  --4
69
                  segVal2 <= "0011001";
                WHEN "101" =>
70
                                                  --5
                  segVal2 <= "0010010";
71
                WHEN "110" =>
 72
                                                  --6
                  segVal2 <= "0000010";
 73
 74
                WHEN "111" =>
                  segVal2 <= "1111000";
 75
 76
             END CASE;
 77
          END PROCESS sevenSeg_decode2;
 78
 79
 80
          -- Generate the second set of 7-segment control signal.
 81
          sevenSeg_decode1:
 82
          PROCESS (numProcess)
     P
 83
          BEGIN
 84
     \dot{\Box}
                CASE numProcess IS
 85
                WHEN "0000" =>
                  segVal1 <= "1000000";
 86
 87
                WHEN "0001" =>
                  segVal1 <= "1111001";
 88
 89
                WHEN "0010" =>
                  segVal1 <= "0100100";
 90
                WHEN "0011" =>
 91
                                                  --3
                  segVal1 <= "0110000";
 92
                WHEN "0100" =>
 93
                                                  --4
 94
                  segVal1 <= "0011001";
                WHEN "0101" =>
 95
                                                  --5
 96
                   segVal1 <= "0010010";
                WHEN "0110" =>
 97
                                                  --6
 98
                  segVal1 <= "0000010";
 99
                WHEN "0111" =>
                                                  --7
                  segVal1 <= "1111000";
100
                WHEN "1000" =>
101
                                                  --8
                   segVal1 <= "0000000";
102
```

```
WHEN "1001" =>
103
                                                    __9
104
                    segVal1 <= "0011000";
105
                 WHEN "1010" =>
                    segVal1 <= "0001000";
106
                 WHEN "1011" =>
107
                                                    --B
                    segVal1 <= "0000011";
108
109
                 WHEN "1100" =>
                    segVal1 <= "1000110";
110
111
                 WHEN "1101" =>
112
                    segVal1 <= "0100001";
                 WHEN "1110" =>
113
                                                    --E
                    segVal1 <= "0000110";
114
                 WHEN "1111" =>
115
                                                    --F
116
                    segVal1 <= "0001110";
117
                 END CASE;
118
              END PROCESS sevenSeg_decodel;
119
120
121
       END behaviour;
122
```

## **Results:**

**ALU:** The image displayed below is the waveform which was generated from the created ALU system. The ALU system has three inputs, which are denoted by 'a, 'b,' and 'operation (op). The two outputs are denoted as 'result,' 'zero,' and 'cout'. The way the waveform functions depends on the input values, the operation being performed, and both the 'zero' and 'cout' values which are used as a function to set all values to 0 and a carry bit.



## **Discussion:**

The ALU system is to manage the arithmetic that takes place within a system. The values of a and b are set as unsigned and placed as a values of 6 and 7. All the values that are in the operation section consist of different operations that will occur with the input values. Such operations include AND (logic), OR (logic), ADD, SUB, ROL, and ROR. In terms of the waveform, the operation begins by taking the value of 6, which is associated with "000," and for reference, the number 7 is associated with "111". The first operation is the OR (logical operation), which displays 7. The second operation is the ADD operation, where 7 and 6 are added together to get 13. The next few operations are followed by SUB, ROL, and ROR. The 'cout' value is the carry value for a digit that is below 0. At the end of the waveform, the 'zeros' output is high, meaning that all the corresponding values will be set to 0. It is like a reset function in the waveform.