

## **Tribhuvan University**

## Faculty of Humanities & Social Sciences OFFICE OF THE DEAN

2021

Bachelor in Computer Application	s		Full Marks: 60
Course Title: Microprocessor and Computer Architecture			Pass Marks: 24
Code No: CACS 155			Time: 3 hours
Semester: II			Batch: 2021
Centre:	Symbol No:	Reg	. No.:
Candidates are required to answ	ver the questions in th	eir own words as far	as possible.
	Group A		
Attempt all the questions.			[10×1 = 10]
<ol> <li>Circle (O) the correct answer.</li> </ol>			
i) How is -01H stored in "A'	register?		
a) -0000 0001	b) 1111 1111	c) 1000 0001	d) 1111 1110
ii) How many iterations will	this loop have		
MVI C, 00H			
Back:			
DCR C			
JNZ Back			
a) 255 iterations	b) 256 iterations	c) 257 iterations	d) 1 iteration
iii) MVI A, 25H			
CPI 25 H			
Show effect on CF and ZI			
a) CF=1, ZF=0	b) CF=0, ZF=0	e) CF=0, ZF=1	d) CF=X, ZF=0
iv) In a program using subrou	itine call instruction, it	is necessary	
a) initialize program counter		b) Clear the accumulator	
c) Reset the microprocessor		d) Clear the instruction register	
v)architecture is also kr	nown as systolic arrays	for pipelined execution	n of specific algorithms
a) MISD (Multiple Instru	ction streams over Sing	gle Data stream)	
b) SISD (Single Instruction			
b) SISD (Single Instruction	At Siteati over Single D		

c) SIMD (Single Instruction stream over Multiple Data streams)

d) MIMD (Multiple Instruction streams over Multiple Data streams)

vi) Microinstructions are stored	d in control memory groups, with each group specifying.
a) Routine	b) Subroutine c) Vector
vii) The micro operation that spe	cifies binary operations for strings of bits stored in registers are
a) logic micro operation	omes of operations for strings of bits stored in registers and
c) arithmetic :	b) shift micro operation.
c) arithmetic micro operation.	
viii) A special register that holds the	d) register transfer micro operation.
known as	d) register transfer micro operation. e address of location to or from which data are to be transferred is
a) Memory data register	a d'alisierred is
c) Index register	b) Memory address register
	d) Program counter
ix) Which one of the following is no a) Resource Conflict	t pipelining hazard?
- Milici	
c) Branch Conflict	b) Data Dependency
In RISC architecture, memory according MOV and JMP	d) Interrupt Hazard
a) MOV	ess is limited to instructions:
a) MOV and JMP	
c) PUSH and POP	b) STA and LDA
	d) CALL and RET